Browsing by Author "Chang, Tang-Yuan"

Now showing 1 - 2 of 2

A wideband CMOS mixer with feedforward compensated differential transconductor
(2007)
Rao, Pei-Zong
;
Chang, Tang-Yuan
;
Liang, Ching-Piau
;
Chung, Shyh-Jong
;
電信工程研究所
A 2.4 to 10.7 GHz wideband mixer for multi-band orthogonal frequency division multiplexing ultra-wideband (MB-OFDM UWB) applications is designed using a TSMC 0.18 mu m CMOS technology. The designed mixer uses a LC folded cascode structure and a feedforward compensated high-linearity differential transconductor to improve the linearity. The measured results reveal that the proposed mixer achieves power conversion gain of 3.3 +/- 1.5 dB, third-order input intercept point (IIP3) of 6.9 dBm, and input l-dB compression point (P-1dB) of -2.8 dBm in the power consumption of 14.4mW from a 1.8V power supply. The chip area is 0.70 x 0.58 mm(2).
An Ultra-Wideband High-Linearity CMOS Mixer With New Wideband Active Baluns
(2009-09-01)
Rao, Pei-Zong
;
Chang, Tang-Yuan
;
Liang, Ching-Piao
;
Chung, Shyh-Jong
;
電信工程研究所
A 2-11-GHz high linearity CMOS down-conversion mixer with wideband active baluns using 0.18-mu m CMOS technology is demonstrated in this paper. The mixer employs a folded cascode Gilbert cell topology and on-chip broadband active baluns. The folded cascode approach is adopted to increase the output swing, and the linearity is enhanced by a harmonic distortion canceling technique derived from the harmonic balance analysis. The proposed configuration shows the highest HP(3) and IP(1 dB), and exhibits more compact size than most published studies. A broadband active balun is used to generate wideband differential signals, together with the derivation of a closed-form expression for the phase imbalance. This single-ended wideband mixer has the conversion gain of 6.9 +/- 1.5 dB, input 1-dB compression point (IP(1 dB)) of - 3.5 dBm, single-sideband noise figure of 15.5 dB, and third-order input intercept point (HP(3)) of 6.5 dBm under the power consumption of 25.7 mW from a 1.8-V power supply. The chip area is 0.85 x 0.57 mm(2).