Browsing by Author "Chen, Ching-En"
Now showing 1 - 20 of 37
- Results Per Page
- Sort Options
Item type:Item, A Method to Determine the Located Region of Lateral Trap Position by Analysis of Three-Level Random Telegraph Signals in n-MOSFETs(2015-01-01) ;Chen, Ching-En ;Chang, Ting-Chang ;You, Bo ;Tsai, Jyun-YuLo, Wen-HungThis paper introduces a method to determine the located region of trap position by the analysis of three-level random telegraph signal (RTS) in partially-depleted silicon-on-insulator n-channel metal-oxide-semiconductor field-effect-transistors. For the cases of two traps, the average time at the 2nd level ((12)) is composed of average emission time of one trap and average capture time of the other. Comparison and analysis of (tau(2)) curves varying with gate voltage in RTS measurements with and without interchanged source/drain can clarify the located regions of the two traps. Moreover, the simplified equations are also considered and used to confirm the trap positions. (C) 2015 The Electrochemical Society. All rights reserved.Item type:Item, Abnormal interface state generation under positive bias stress in TiN/HfO2 p-channel metal-oxide-semiconductor field effect transistors(2012-09-24) ;Lo, Wen-Hung ;Chang, Ting-Chang ;Tsai, Jyun-Yu ;Dai, Chih-HaoChen, Ching-EnThis Letter studies positive bias stress-induced abnormal interface state on TiN/HfO2 p-channel metal-oxide-semiconductor field effect transistors. It can be found that the degradation is associated with electron trapping, resulting in V-th shift but without subthreshold slope degradation. However, charge pumping current (I-CP) shows a significant degradation after stress. Accordingly, the impact ionization-induced Nit located HfO2/SiO2 is proposed to demonstrate the ICP degradation. The AC stress with several frequencies is used to evidence the occurrence of impact ionization. Further, the device with additional pre-existing N-it located SiO2/Si has insignificant degradation due to reduction in stress electric field. (C) 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4752456]Item type:Item, Abnormal sub-threshold swing degradation under dynamic hot carrier stress in HfO2/TiN n-channel metal-oxide-semiconductor field-effect-transistors(2013-07-08) ;Tsai, Jyun-Yu ;Chang, Ting-Chang ;Lo, Wen-Hung ;Chen, Ching-EnHo, Szu-HanThis work finds abnormal sub-threshold swing (S.S.) degradation under dynamic hot carrier stress (HCS) in n-channel metal-oxide-semiconductor field-effect-transistors with high-k gate dielectric. Results indicate that there is no change in S.S. after dynamic HCS due to band-to-band hot hole injection at the drain side which acts to diminish the stress field. Moreover, the impaired stress field causes the interface states to mainly distribute in shallow states. This results in ON state current and transconductance decreases, whereas S.S. degradation is insignificant after dynamic HCS. The proposed model is confirmed by one-side charge pumping measurement and gate-to-drain capacitance at varying frequencies. (C) 2013 AIP Publishing LLC.Item type:Item, Abnormal temperature-dependent floating-body effect on Hot-Carrier Degradation in PDSOI n-MOSFETs(2014-12-01) ;Liu, Kuan-Ju ;Chang, Ting-Chang ;Yang, Ren-Ya ;Chen, Ching-EnHo, Szu-HanThis letter investigates abnormal degradation behavior after hot-carrier stress in partially-depleted silicon-oninsulator n-channel metal-oxide-semiconductor field effect transistors. It is found that the hot-carrier-induced degradation under floating body (FB) operation is more serious than that under grounded body (GB) operation due to the floating body effect (FBE). Furthermore, the degradation is independent on temperature under GB operation, because impact ionization is virtually independent on temperature under large VD. However, the degradation under FB operation becomes less serious with increasing temperature. This is due to a smaller source/body PN junction band offset at a high temperature, which causes fewer accumulated holes at the body terminal and reduces the FBE. (C) 2014 Elsevier B.V. All rights reserved.Item type:Item, Abnormal threshold voltage shift under hot carrier stress in Ti1-xNx/HfO2 p-channel metal-oxide-semiconductor field-effect transistors(2013-09-28) ;Tsai, Jyun-Yu ;Chang, Ting-Chang ;Lo, Wen-Hung ;Ho, Szu-HanChen, Ching-EnThis work investigates the channel hot carrier (CHC) effect in HfO2/Ti1-xNx p-channel metal oxide semiconductor field effect transistors (p-MOSFETs). Generally, the subthreshold swing (S. S.) should increase during CHC stress (CHCS), since interface states will be generated near the drain side under high electric field due to drain voltage (V-d). However, our experimental data indicate that S. S. has no evident change under CHCS, but threshold voltage (V-th) shifts positively. This result can be attributed to hot carrier injected into high-k dielectric near the drain side. Meanwhile, it is surprising that such V-th degradation is not observed in the saturation region during stress. Therefore, drain-induced-barrier-lowering (DIBL) as a result of CHC-induced electron trapping is proposed to explain the different V-th behaviors in the linear and saturation regions. Additionally, the influence of different nitrogen concentrations in HfO2/Ti1-xNx p-MOSFETs on CHCS is also investigated in this work. Since nitrogen diffuses to SiO2/Si interface induced pre-N-it occurring to degrades channel mobility during the annealing process, a device with more nitrogen shows slightly less impact ionization, leading to insignificant charge trapping-induced DIBL behavior. (C) 2013 AIP Publishing LLC.Item type:Item, Abnormal Transconductance Enhancement under Positive Bias Stress in Nanoscale n-Channel Fin Field-Effect-Transistors(2016) ;Liu, Kuan-Ju ;Chang, Ting-Chang ;Lin, Chien-Yu ;Chen, Ching-EnTsai, Jyun-YuThis work demonstrates an abnormal transconductance (GM) enhancement after positive bias stress (PBS) in n-channel high-k/metal gate stacked fin-field-effect-transistors. This abnormal GM enhancement is observed only in short channel devices. With the speculation that hole-trapping-induced electron accumulation is the dominant mechanism, PBS with floating source and drain is adopted as an investigative approach. This, together with the electric field simulation, verifies that hole-trapping in the HfO2 and SiN near the gate corner induces electron accumulated at the ends of the channel length. Such a phenomenon results in a shortening of effective channel length and further GM enhancement. (C) 2016 The Electrochemical Society. All rights reserved.Item type:Item, Analysis of abnormal transconductance in body-tied partially-depleted silicon-on-insulator n-MOSFETs(2017-12-31) ;Lin, Chien-Yu ;Chang, Ting-Chang ;Liu, Kuan-Ju ;Chen, Li-HuiChen, Ching-EnThis research investigates the mechanism of abnormal transconductance (Gm) and abnormal charge pumping current (I-CP) in body-tied partially-depleted silicon-on-insulator n-channel metal-oxide-semiconductor field effect transistors. The I-CP second hump region increases with channel length, yet is not affected by channel width. The cross-sectional view of the L-gate structure along the width direction demonstrates that a part of the poly gate area near the body contact is covered by a P+ implant, inducing a parasitic channel under the P+ poly gate. This parasitic channel leads to the abnormal Gm and I-CP hump, and such mechanism is further verified by body floating devices.Item type:Item, Analysis of an anomalous hump in gate current after dynamic negative bias stress in HfxZr1-xO2/metal gate p-channel metal-oxide-semiconductor field-effect transistors(1970-01-01) ;Ho, Szu-Han ;Chang, Ting-Chang ;Wu, Chi-Wei ;Lo, Wen-HungChen, Ching-En"This letter investigates a hump in gate current after dynamic negative bias stress (NBS) in HfxZr1-xO2/metal gate p-channel metal-oxide-semiconductor field-effect transistors. By measuring gate current under initial through body floating and source/drain floating, it shows that hole current flows from source/drain. The fitting of gate current-gate voltage characteristic curve demonstrates that Frenkel-Poole mechanism dominates the conduction. Next, by fitting the gate current after dynamic NBS, in the order of Frenkel-Poole then tunneling, the Frenkel-Poole mechanism can be confirmed. These phenomena can be attributed to hole trapping in high-k bulk and the electric field formula Ehigh-k epsilon(high-k) = Q + E-sio2 epsilon(sio2). (C) 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4739525]"Item type:Item, Analysis of anomalous traps measured by charge pumping technique in HfO2/metal gate n-channel metal-oxide-semiconductor field-effect transistors(2012-12-03) ;Ho, Szu-Han ;Chang, Ting-Chang ;Lu, Ying-shin ;Lo, Wen-HungChen, Ching-EnThis letter investigates anomalous traps measured by charge pumping technique in high voltage in HfO2/metal gate n-channel metal-oxide-semiconductor field-effect transistors. N-V-high level characteristic curves with different duty ratios indicate that the electron discharge time dominates the value of N for extra traps. By fitting ln (N (t(base level) = 2.5 mu s)-N (t(base level)))-Delta t(base level) at different temperatures and computing the equation t = tau(0) exp (alpha(e,SiO2)d(SiO2) + alpha(e,HfO2)d(HfO2,trap)), results show that these extra traps measured by the charge pumping technique at high voltage can be attributed to high-k bulk shallow traps. (C) 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4769444]Item type:Item, Analysis of Contrasting Degradation Behaviors in Channel and Drift Regions Under Hot Carrier Stress in PDSOI LD N-Channel MOSFETs(2017-06-01) ;Lin, Chien-Yu ;Chang, Ting-Chang ;Liu, Kuan-Ju ;Chen, Li-HuiTsai, Jyun-YuThis letter studies the effects of hot carrier stress (HCS) in laterally diffused silicon-on-insulator n-channel metal-oxide-semiconductor field-effect transistors. After HCS, threshold voltage and subthreshold swing degrade, while the ON-state current exhibits degradation after an abnormal spike due to hole trapping in the resistprotective oxide. Impact ionization simulation shows that low doping concentrations in the drift region cause a severe Kirk effect under HCS and more severe degradation at higher gate voltages. However, degradation in the channel contrasts with the simulation result, which suggests an additional mechanism. Variable temperature HCS confirms that channel degradation is instead dominated by temperature.Item type:Item, Analysis of Oxide Trap Characteristics by Random Telegraph Signals in nMOSFETs With HfO2-Based Gate Dielectrics(2016-04) ;Chen, Ching-En ;Chang, Ting-Chang ;You, Bo ;Tsai, Jyun-YuLo, Wen-HungThis letter investigates the oxide trap properties in n-channel metal-oxide-semiconductor field-effect transistors with HfO2 and Hf(1-x)ZrxO(2)/metal gate-stacks by an analysis of random telegraph signals. According to the multiphonon emission theory, the extracted relaxation energies show gate voltage dependence in devices with HfO2-based stacks. This dependence results from the different strengths of vibrations of the nearest neighbor Hf atoms of the oxygen vacancy in the immediate vicinity of the oxide trap. Furthermore, this dependence also induces an abnormal gate voltage dependence in terms of the activation energy required for electron capture. These results are confirmed by comparisons between two HfO2-based devices (HfO2 and Hf(1-x)ZrxO(2)).Item type:Item, Anomalous Gate Current Hump after Dynamic Negative Bias Stress and Negative-Bias Temperature-Instability in p-MOSFETs with HfxZr1-xO2 and HfO2/Metal Gate Stacks(2013) ;Ho, Szu-Han ;Chang, Ting-Chang ;Wu, Chi-Wei ;Lo, Wen-HungChen, Ching-EnIn this study, the authors investigated an anomalous gate current hump after dynamic negative bias stress (NBS) and negative-bias temperature-instability (NBTI) in HfxZr1-xO2 and HfO2/metal gate p-channel metal-oxide-semiconductor field-effect transistors. This result is attributed to hole trapping in high-k bulk. Measuring gate current under initial through body floating and source/drain floating conditions indicates that holes flow from source/drain to gate. The fitting of the gate current-gate voltage characteristic curve demonstrates that Frenkel-Poole mechanism dominates the conduction under initial. Next, fitting the gate current after dynamic NBS and NBTI indicates Frenkel-Poole then tunneling mechanisms, finally returning to the Frenkel-Poole mechanism. These phenomena can be attributed to hole trapping in high-k bulk and the formula Ehigh-k epsilon(high-k) = Q + E-sio2 epsilon(sio2). To further understand the gate current hump, both Zr-undoped and 8 similar to 10% Zr-doped in high-k bulk devices were used for comparisons. These results indicate that initial gate current is also a significant factor in generating the anomalous gate current hump, and all results obey the hump generation condition of J(Tunneling) << J(Frenkel-Poole). (C) 2013 The Electrochemical Society. All rights reserved.Item type:Item, Charge trapping induced drain-induced-barrier-lowering in HfO2/TiN p-channel metal-oxide-semiconductor-field-effect-transistors under hot carrier stress(2012-04-09) ;Lo, Wen-Hung ;Chang, Ting-Chang ;Tsai, Jyun-Yu ;Dai, Chih-HaoChen, Ching-EnThis letter studies the channel hot carrier stress (CHCS) behaviors on high dielectric constant insulator and metal gate HfO2/TiN p-channel metal-oxide-semiconductor field effect transistors. It can be found that the degradation is associated with electron trapping, resulting in G(m) decrease and positive Vth shift. However, Vth under saturation region shows an insignificant degradation during stress. To compare that, the CHC-induced electron trapping induced DIBL is proposed to demonstrate the different behavior of Vth between linear and saturation region. The devices with different channel length are used to evidence the trapping-induced DIBL behavior. (C) 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.3697644]Item type:Item, Charge trapping induced frequency-dependence degradation in n-MOSFETs with high-k/metal gate stacks(2011-12-30) ;Dai, Chih-Hao ;Chang, Ting-Chang ;Chu, Ann-Kuo ;Kuo, Yuan-JuiHung, Ya-ChiThis letter investigates the reliability issues of HfO(2)/Ti(1-x)N(x) metal-oxide-semiconductor field effect transistor in terms of static and dynamic stress. The results indicate threshold voltage (V(th)) instability under dynamic stress is more serious than that under static stress, owning to transient charge trapping within high-k dielectric. Capacitance-voltage techniques verified that electron trapping under dynamic stress was located in high-k dielectric near the source/drain (S/D) overlap region, rather than the overall dielectric. Furthermore, the V(th) shift clearly increases with an increase in dynamic stress operation frequency. This phenomenon can be attributed to the fact that electrons injecting to the S/D overlap region have insufficient time to de-trap from high-k dielectric. We further investigated the impact of different Ti(1-x)N(x) composition of metal-gate electrode on charge trapping characteristics, and observed that V(th) shift decreases significantly with an increase in the ratio of nitride. This is because the nitride atoms diffusing from the metal gate fill up oxygen vacancies and reduce the concentration of traps in high-k dielectric. Crown Copyright (C) 2011 Published by Elsevier B.V. All rights reserved.Item type:Item, Effects of fabrication method on defects induced by nitrogen diffusion to the hafnium oxide layer in metal-oxide-semiconductor field effect transistors(2016-12-01) ;Lu, Ying-Hsin ;Chang, Ting-Chang ;Ho, Szu-Han ;Chen, Ching-EnTsai, Jyun-YuThis study investigates how different metal gate fabrication methods induce variations in the defects which result from nitrogen diffusing into the hafnium oxide layer in metal-oxide-semiconductor field effect transistors (MOSFETs). By using the different fabrication methods of pre-TaN, post-TaN and post-TiN annealing, the work-function difference between the gate material and the semiconductor can be adjusted, leading to apparent differences in threshold voltage (V-th). In addition, the results of slow and fast I-V NBTI measurements show that the amount of the bulk trapping in the post-TiN device is the highest, followed by the post-TaN device and then the pre-TaN device. In addition, a nitrogen interstitial defect phenomenon, resulting in a temporary shift of threshold voltage (V-th) which is highest in the post-TiN the lowest in the pre-TaN device, is determined by double sweep fast I-V measurements. (C) 2016 Elsevier B.V. All rights reserved.Item type:Item, Electron-electron scattering-induced channel hot electron injection in nanoscale n-channel metal-oxide-semiconductor field-effect-transistors with high-k/metal gate stacks(2014-10-06) ;Tsai, Jyun-Yu ;Chang, Ting-Chang ;Chen, Ching-En ;Ho, Szu-HanLiu, Kuan-JuThis work investigates electron-electron scattering (EES)-induced channel hot electron (CHE) injection in nanoscale n-channel metal-oxide-semiconductor field-effect-transistors (n-MOSFETs) with high-k/metal gate stacks. Many groups have proposed new models (i.e., single-particle and multiple-particle process) to well explain the hot carrier degradation in nanoscale devices and all mechanisms focused on Si-H bond dissociation at the Si/SiO2 interface. However, for high-k dielectric devices, experiment results show that the channel hot carrier trapping in the pre-existing high-k bulk defects is the main degradation mechanism. Therefore, we propose a model of EES-induced CHE injection to illustrate the trapping-dominant mechanism in nanoscale n-MOSFETs with high-k/metal gate stacks. (C) 2014 AIP Publishing LLC.Item type:Item, Fast-IV Measurement Investigation of the Role of TiN Gate Nitrogen Concentration on Bulk Traps in HfO2 Layer in p-MOSFETs(2017-06-01) ;Lu, Ying-Hsin ;Chang, Ting-Chang ;Liao, Jih-Chien ;Chen, Li-HuiLin, Yu-ShanThis letter investigates the role of the TiN gate's nitrogen concentration on bulk traps in the HfO2 layer in p-MOSFETs using fast I-V measurement. During negative bias temperature instability, the holes trapped in the HfO2 layer will induce Vth degradation. The fast I-V double sweep confirms the holes are trapped in process-related pre-existing defects. These defects are interstitial-type, influenced by the nitrogen in the TiN gate diffusing to the HfO2 layer when the device undergoes thermal annealing. Moreover, these nitrogen interstitials increase with increasing TiN gate nitrogen concentration, which induces more holes being trapped in the HfO2 layer.Item type:Item, High-k shallow traps observed by charge pumping with varying discharging times(2013-11-07) ;Ho, Szu-Han ;Chang, Ting-Chang ;Lu, Ying-Hsin ;Wang, Bin-WeiLo, Wen-HungIn this paper, we investigate the influence of falling time and base level time on high-k bulk shallow traps measured by charge pumping technique in n-channel metal-oxide-semiconductor field-effect transistors with HfO2/metal gate stacks. N-T-V-high level characteristic curves with different duty ratios indicate that the electron detrapping time dominates the value of N-T for extra contribution of I-cp traps. N-T is the number of traps, and I-cp is charge pumping current. By fitting discharge formula at different temperatures, the results show that extra contribution of I-cp traps at high voltage are in fact high-k bulk shallow traps. This is also verified through a comparison of different interlayer thicknesses and different TixN1-x metal gate concentrations. Next, N-T-V-high level characteristic curves with different falling times (t(falling time)) and base level times (t(base level)) show that extra contribution of I-cp traps decrease with an increase in t(falling time). By fitting discharge formula for different t(falling time), the results show that electrons trapped in high-k bulk shallow traps first discharge to the channel and then to source and drain during t(falling time). This current cannot be measured by the charge pumping technique. Subsequent measurements of N-T by charge pumping technique at t(base level) reveal a remainder of electrons trapped in high-k bulk shallow traps. (c) 2013 AIP Publishing LLC.Item type:Item, Hole injection-reduced hot carrier degradation in n-channel metal-oxide-semiconductor field-effect-transistors with high-k gate dielectric(2013-02-18) ;Tsai, Jyun-Yu ;Chang, Ting-Chang ;Lo, Wen-Hung ;Chen, Ching-EnHo, Szu-HanThis work finds a significant difference in degradation under hot carrier stress (HCS) due to additional hole injection in n-channel metal-oxide-semiconductor field-effect-transistors with high-k gate dielectric. A comparison performed on degradation of input/output (I/O) and standard performance (SP) devices showed that performance degradation of the I/O device is worse than the SP device under HCS. For the SP device, both channel-electrons and hot holes can inject into gate dielectric, in which hole acts to diminish the stress field. However, I/O device shows only electron injection. The proposed model is confirmed by gate induced drain leakage current and simulation tool. (C) 2013 American Institute of Physics. [http://dx.doi.org/10.1063/1.4791676]Item type:Item, Hot carrier effect on gate-induced drain leakage current in high-k/metal gate n-channel metal-oxide-semiconductor field-effect transistors(2011-07-04) ;Dai, Chih-Hao ;Chang, Ting-Chang ;Chu, Ann-Kuo ;Kuo, Yuan-JuiHo, Szu-HanThis paper investigates the channel hot carrier stress (CHCS) effects on gate-induced drain leakage (GIDL) current in high-k/metal-gate n-type metal-oxide-semiconductor field effect transistors. It was found that the behavior of GIDL current during CHCS is dependent upon the interfacial layer (IL) oxide thickness of high-k/metal-gate stacks. For a thinner IL, the GIDL current gradually decreases during CHCS, a result contrary to that found in a device with thicker IL. Based on the variation of GIDL current at different stress conditions, the trap-assisted band-to-band hole injection model is proposed to explain the different behavior of GIDL current for different IL thicknesses. (C) 2011 American Institute of Physics. [doi:10.1063/1.3608241]