Browsing by Author "Chen, I-Wen"
Now showing 1 - 2 of 2
- Results Per Page
- Sort Options
Item type:Item, A Hardware-Efficient Deblocking Filter Design for HEVC(2015) ;Fang, Chih-Chung ;Chen, I-Wen ;Chang, Tian-Sheuan ;電子工程學系及電子研究所Department of Electronics Engineering and Institute of ElectronicsThis paper presents a hardware-efficient deblocking filter architecture for High Efficiency Video Coding (HEVC) to reduce visual artifacts at block boundaries. This design proposes an interleaved scheduling to reduce the intermediate data storage to be 1536 bits instead of whole 8192 bits. The implementation with 90 nm CMOS technology can support real-time deblocking operation of 7682x4320@30 fps under 141.5 MHz with only 31K gate count.Item type:Item, A QFHD 30-frames/s HEVC Decoder Design(2016-04) ;Chiang, Pai-Tse ;Ting, Yi-Ching ;Chen, Hsuan-Ku ;Jou, Shiau-YuChen, I-WenThe High Efficiency Video Coding (HEVC) standard provides superior compression with large and variable-size coding units and advanced prediction modes, which leads to high buffer costs, memory bandwidth, and irregular computation for ultra high-definition video decoding hardware. Thus, this paper presents an HEVC decoder with a four-stage mixed block size pipeline to reduce the pipeline stage buffer size by approximately 91% compared with the 64x64 block-based pipeline. The high memory bandwidth due to motion compensation problem was solved by 16 x 16 block-based data access, precision-based data access, and a smart buffer to reduce the data bandwidth by 88%. In addition, for irregular computation, a reconfigurable architecture was adopted to unify the variable-size transform. A common intra-prediction module was also designed with a 4x4 block-based bottom-up computation for variable-size intra prediction and modes in a regular manner. Furthermore, the corner position computation for the motion vector predictor was applied to handle variable-size motion compensation. Finally, the implementation with the TSMC 90-nm CMOS process used 467k logic gates and 15.778 kB of on-chip memory and supported 4096x2160