<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css">

Browsing by Author "Chiang, HK"

Now showing 1 - 1 of 1
  • Thumbnail Image
    Item type:Item,
    Negative substrate bias enhanced breakdown hardness in ultra-thin oxide pMOSFETs
    (2003)
    Wang, TH
    ;
    Tsai, CW
    ;
    Chen, MC
    ;
    Chan, CT
    ;
    Chiang, HK
    Negative substrate bias enhanced breakdown hardness in ultra-thin oxide (1.4nm) pMOS is observed. This result is believed due to the increase of hole stress current during breakdown progression via breakdown induced carrier heating. Numerical analysis of substrate bias effect on hole tunneling current is performed to support the proposed theory. This phenomenon is particularly significant to gate oxide reliability in floating substrate (PD-SOI) or forward-biased substrate devices.