Browsing by Author "Cho, Yi"
Now showing 1 - 3 of 3
- Results Per Page
- Sort Options
Item type:Item, Dmail: A Globally Authenticated Email Service(2014-05-01) ;Cheng, Michael ;Cho, Yi ;Chen, Pokai ;Shieh, Shiuhpyng Winston交大名義發表The global public-key authentication infrastructure standardized in the Domain Name System Security Extension (DNSSEC) paves the way for Dmail (DNSSEC-enabled email), a framework that allows secure email address authentication.Item type:Item, Improving datapath utilization of programmable DSP with composite functional units(2008) ;Ou, Shih-Hao ;Cho, Yi ;Lin, Tay-Jyi ;Liu, Chih-Wei電子工程學系及電子研究所A scalar (single-issue) processor executes one instruction at a time and its functional units (ALU, multiplier, and shifter, etc) are never concurrently exercised. Modem processors issue multiple instructions simultaneously (i.e. superscalar or VLIW) to improve their functional unit utilization but the cost is considerably high. In this paper, an alternative is described to activate multiple functional units concurrently by issuing a composite instruction on cascaded functional units. Besides, an automatic generator for application-specific composite functional units is presented. In our simulation with popular DSP applications, 35% increase on the operations per cycle ran be simply obtained with identical functional units. Moreover, our proposed approach saves up to 16.5% and 31.6% power on scalar and VLIW respectively for comparable performance.Item type:Item, Programmable FIR filter with adder-based computing engine(2006) ;Kuo, Yu-Ting ;Lin, Tay-Jyi ;Cho, Yi ;Liu, Chih-WeiJen, Chein-WeiThis paper presents a programmable FIR core with a compact adder-based computing engine and an automatic code generator. The FIR core saves 50% area of 'conventional MAC-based cores in the 0.13 mu m implementation. Besides, the complexity-aware code generator synthesizes optimized FIR programs for a user-defined sampling period. It explores an optimal scaling factor with common subexpression elimination automatically. In our simulations, the proposed approach reduces about 10%similar to 18% computing time of MAC-based FIR cores with comparable filtering performance.