Browsing by Author "Hung, Yu-Wen"

Now showing 1 - 2 of 2

Characteristic Simulation of Hybrid Multilayer Junctionless Field Effect Transistors with Negative Capacitance Effect
(2020-01-01)
Ma, Jun
;
Liu, Chien
;
Liu, Wei-Dong
;
Hung, Yu-Wen
;
Fan, Yu-Chi
In this study, we reported a hybrid multi-PNPN channel junctionless field effect transistor (JLFET) with negative capacitance (NC) effect by simulation. By incorporating a ferroelectric HfAlO capacitor with NC effect, an extremely low subthreshold swing of 34 mVdecade, a very high onoff current ratio and a very low driven voltage were achieved in the NC-enhanced hybrid multi-PNPN channel JLFET. This novel device not only improves the on-state current reduction while channel scaling down, but also shows great potential for the next-generation low-power three-dimensional stacked integrated circuit applications.
Improved Thermal Stability and Stress Immunity in Highly Scalable Junctionless FETs Using Enhanced-Depletion Channels
(2018-12-05)
Liu, Chien
;
Cheng, Chun-Hu
;
Lin, Ming-Huei
;
Shih, Yi-Jia
;
Hung, Yu-Wen
In this work, we report a novel multi-PNPN-channel junctionless transistor with short channel length of 60nm. The multi-PNPN junctionless transistor exhibits the larger drive current of > 1 mu A/mu m, the steeper turn-on switching of 77 mV/decade, and the higher on/off current ratio of > 10(7) than the hybrid PN channel device under the same gate overdrive. The improved performance is mainly attributed to the enhanced depletion effect of multi-PNPN channel to optimize the electric field modification of surface p-channel. The stronger immunity to constant-voltage stress is also obtained for multi-PNPN channel due to the lower lateral electric field near drain side to reduce the impact ionization ratio. (C) 2018 The Electrochemical Society.