Browsing by Author "Lin, Chi-Hsien"

Now showing 1 - 2 of 2

A 6Gbps serial link transmitter with pre-emphasis
(2007)
Chu, Chang-Min
;
Chuang, Chih-Hua
;
Lin, Chi-Hsien
;
Jou, Shyh-Jye
;
電子工程學系及電子研究所
In this paper, we propose a novel 6Gbps SATA transmitter. The transmitter is constructed by PISO, driver, pre-emphasis and PLL for a 1 similar to 5 meter cable. A test chip of transmitter with PLL and on-chip termination is implemented to verify the design methodology. The overall circuit is implemented in TSMC 0.18um 1P6M 1.8V CMOS process. The whole measured transmitter jitter is about 44ps and the power consumption is 68mW for 6Gbps case.
A Spread Spectrum Clock Generator with Phase-rotation Algorithm for 6Gbps Clock and Data Recovery
(2009)
Lin, Chi-Hsien
;
Huang, Yen-Ying
;
Li, Shu-Rung
;
Cheng, Yuan-Pu
;
Jou, Shyh-Jye
A low jitter phase-lock-loop (PLL) and a proposed spread-spectrum clock method for Serial ATA with phase rotation is presented. The low jitter PLL uses error amplifier to resolve the current mismatch in charge pump and the 3rd order loop filter is adopted to reduce the reference spur. A passive resistance is presented in our design to reduce the K(VCO). Our spread spectrum clock generator (SSCG) for Serial ATA specification is down spread 5000 ppm with a triangular waveform and the modulation frequency is 30 similar to 33KHz. Spread-spectrum technique using PLL with a Delta Sigma modulator and phase rotation algorithm is reported. The proposed circuit has been designed in a 90-nm CMOS process. The non-spread spectrum clocking has a peak to peak jitter of 512fs and consumes 5.87mW at 1.4GHz. The EMI reduction is about 19.24dB.