Browsing by Author "Lin, Chung-Yo"

Now showing 1 - 2 of 2

5-6 GHz 9.4 mW CMOS Direct-Conversion Passive-Mixer Receiver With Low-Flicker-Noise Corner
(2012-01-01)
Hsiao, Yu-Chih
;
Meng, Chinchun
;
Syu, Jin-Siang
;
Lin, Chung-Yo
;
Wong, Shyh-Chyi
This paper demonstrates a low-power and low-flicker-noise direct-conversion receiver using double-balanced passive mixer. The deep-n-well vertical-NPN bipolar junction transistor is placed as at the input stage of the IF amplifier to reduce the flicker noise in the 0.18 um standard CMOS process. As a result, conversion gain achieves 50-dB gain when the LO power is 10 dBm and the noise figure is 7-dB at 100 kHz. The totally power consumption is 9.4 mW at 1.8 V voltage supply.
5.8 GHz 4.7 mA Zero-IF Passive Mixer Receiver Using a Step-Down Transformer for Gain Enhancement
(2015)
Chang, Wei-Ling
;
Meng, Chinchun
;
Lin, Chung-Yo
;
Huang, Guo-Wei
;
電子工程學系及電子研究所
This paper demonstrates a 5.8 GHz low-power, low flicker -noise I/Q zero-IF receiver in 0.18-um CMOS process. Passive resistive mixers and deep-n-well vertical-NPN (V-NPN) bipolar junction transistors (BJTs) as the transconductance stage of the IF amplifier are employed to improve the flicker noise problem. The passive mixer is in current mode operation and thus a step-down transformer is used at the LNA output to enhance the current gain. By carefully designing the 4:2 stepdown transformer, the conversion gain of the whole zero-IF receiver performs up to 51 dB when LO power is 6 dBm, and the 3-dB bandwidth covers 5.7-6.1 GHz with the current consumption of 4.7 mA at 1.8 V supply. The flicker noise corner is 100 kHz and the noise floor is 6.5 dB. The I/Q amplitude mismatch and phase difference are below 0.05 dB and 2.5, respectively.