<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css">

Browsing by Author "Lin, Jyun-Nan"

Now showing 1 - 2 of 2
  • Thumbnail Image
    Item type:Item,
    STBC-OFDM Downlink Baseband Receiver for Mobile WMAN
    (2013-01-01)
    Chen, Hsiao-Yun
    ;
    Lin, Jyun-Nan
    ;
    Hu, Hsiang-Sheng
    ;
    Jou, Shyh-Jye
    ;
    電子工程學系及電子研究所
    This paper proposes a space time block code-orthogonal frequency division multiplexing downlink baseband receiver for mobile wireless metropolitan area network. The proposed baseband receiver applied in the system with two transmit antennas and one receive antenna aims to provide high performance in outdoor mobile environments. It provides a simple and robust synchronizer and an accurate but hardware affordable channel estimator to overcome the challenge of multipath fading channels. The coded bit error rate performance for 16 quadrature amplitude modulation can achieve less than 10(-6) under the vehicle speed of 120 km/hr. The proposed baseband receiver designed in 90-nm CMOS technology can support up to 27.32 Mb/s uncoded data transmission under 10 MHz channel bandwidth. It requires a core area of 2.41 x 2.41 mm(2) and dissipates 68.48 mW at 78.4 MHz with 1 V power supply.
  • Thumbnail Image
    Item type:Item,
    Symbol and carrier frequency offset synchronization for IEEE802.16e
    (2008)
    Lin, Jyun-Nan
    ;
    Chen, Hsiao-Yun
    ;
    Wei, Ting-Chen
    ;
    Jou, Shyh-Jye
    ;
    電子工程學系及電子研究所
    IEEE 802.16e standard has been proposed as a specification for the next generation wireless communication system. Synchronization plays an important role for a wireless receiver. Because the repetition of preamble is unapparent in orthogonal frequency division multiple access (OFDMA) modulation mode, a correlation based scheme like match filter is used to estimate the symbol boundary and integer carrier frequency offset (ICFO). In this paper, an effective hardware architecture of correlation is proposed. By adopting the modified algorithm, mass of multipliers are removed from hardware implementation. Design results show that 56% area reduction and 64% power saving are achieved. Moreover, a ping-pong algorithm is proposed to increase the accuracy of ICFO synchronization about two orders at most.