Browsing by Author "Lin, Yen-Ting"
Now showing 1 - 20 of 25
- Results Per Page
- Sort Options
Item type:Item, 99.4% Peak Audio Signal Recovery Rate and Ultra-Low 0.32dB Matching Error with 10Hz High Resolution Filter Fitting Wearable Aided Speech Compensation System(2015) ;Lin, Yen-Ting ;Lai, Shin-Chi ;Chen, Shin-Hao ;Peng, Shen-YuChen, Ke-Horngto get high sound quality, the proposed adaptive speech compensation (ASC) system fits psychoacoustic curves for individual needs. Moreover, characteristics of the speakers are considered by real-time speaker impedance estimation (RT-SIE) technique. Hence, original signal can be restored for every user with any speakers. ASC system has 99.4% peak original signal recovery rate by predicting and controlling output signal precisely. And the built-in 10Hz high resolution acoustic filter fitting scheme (AFFS) has less than 0.32dB matching error with an over 80dB hearing loss.Item type:Item, A 70W and 90% GaN-Based Class-E Wireless-Power-Transfer System with Automatic-Matching-Point-Search Control for Zero-Voltage Switching and Zero-Voltage-Derivative Switching(2018-01-01) ;Yeh, Che-Hao ;Lin, Yen-Ting ;Kuo, Chun-Chieh ;Huang, Chao-JenXie, Cheng-YuItem type:Item, A 70W and 90% GaN-Based Class-E Wireless-Power-Transfer System with Automatic-Matching-Point-Search Control for Zero-Voltage Switching and Zero-Voltage-Derivative Switching(2018-01-01) ;Yeh, Che-Hao ;Lin, Yen-Ting ;Kuo, Chun-Chieh ;Huang, Chao-JenXie, Cheng-YuItem type:Item, A 99.2% Tracking Accuracy Single-Inductor Quadruple-Input-Quadruple-Output Buck-Boost Converter Topology with Periodical Interval Perturbation and Observation MPPT(2018-01-01) ;Huang, Chao-Jen ;Ma, Yao-Sheng ;Yang, Wen-Hau ;Lin, Yen-TingKuo, Chun-Chiehthis paper provides a Single-Inductor Quadruple-Input--Quadruple-Output buck-boost converter to achieve maximum tracking efficiency of 99,2% due to continuous supply in one cycle. The Maximum Power Point (MPP) tracking mode and the Harvest Energy Delivering (RED) mode harvest each energy harvesting source, deliver energy to the battery and supply it to the loading system in one cycle. Each output voltage ranges from 600mV to 2.5V and the maximum output power is up to 60mW. The peak efficiency is 91.2%.Item type:Item, A Digital-Type GaN Driver with Current-Pulse-Balancer Technique Achieving Sub-Nanosecond Current Pulse Width for High-Resolution and Dynamic Effective Range LiDAR System(2019-01-01) ;Ma, Yu-Sheng ;Lin, Zong-Yi ;Lin, Yen-Ting ;Lee, Cheng-YenHuang, Tzu-PingItem type:Item, A Fully Integrated Asymmetrical Shunt Switched-Capacitor DC-DC Converter With Fast Optimum Ratio Searching Scheme for Load Transient Enhancement(2019-09-01) ;Lin, Yen-Ting ;Lai, Yan-Jiun ;Chen, Hung-Wei ;Yang, Wen-HauMa, Yu-ShengThis paper presents a modified negator-based switched-capacitor (NSC) dc-dc converter to achieve fine-grained voltage conversion ratios. Based on a concept of reconfiguring several 2: 1 switched-capacitor (SC) converters in series and parallel at the last stage, the proposed asymmetrical shunt SC (ASSC) converter provides more controllable variables of forward gain and feedback gain to decide different power path interconnections and increase the available conversion ratios, with a little sacrifice of its slow switching limit output impedance. The switching loss of the bottom-plate parasitic capacitance in the ASSC converter is less than the switching loss of the NSC topology because the two moderate voltages instead of the power rail are fed to the last stage 2: 1 SC unit and reduce the voltage swing. The bottom-plate swapping prototype further reduces the parasitic loss at high conversion ratios. To handle a large number of conversion ratios in closed-loop regulation, the ASSC converter uses the fast optimum ratio searching (FORS) technique, which evaluates the transient voltage drop to quickly search for target ratios and reduce the transient recovery time. A three-stage ASSC converter achieving 187 conversion ratios is fully integrated in the test chip, which is fabricated in 0.25-mu m CMOS process with an active area of 7.14 mm(2). Furthermore, 2389 conversion ratios can be derived in theory for a four-stage ASSC converter. The proposed reconfigurable SC converter provides an output voltage range of 0.4 to 2.8 V under no load conditions, and greater than 80% power efficiency at an output voltage level of 0.9 to 1.5 V over a load range of 3 to 9.5 mA. Due to the FORS technique, the measured transient recovery time is reduced from 7 to 1.5 mu s in case of load current step of 7 mA.Item type:Item, A High Efficiency and Fast Transient Digital Low-Dropout Assisted Switched-Capacitor Converter for EMI-Free Internet of Everything (IoE) Systems(2017-01-01) ;Chen, Shao-Qi ;Lin, Yen-Ting ;Ma, Yu-Sheng ;Yang, Wen-HauChen, Ke-HorngState-of-the-art closed-loop switched-capacitor (SC) designs usually regulate the output voltage by pulse frequency modulation (PFM) with the disadvantage of large electromagnetic interference (EMI). It may cause the failure of the Internet of Everything (IoE) devices. This paper proposes the hybrid digital low drop-out (DLDO) SC converter with a constant switching pulse width modulation (PWM) control for low EMI. Besides, the analog-to-digital current conversion provided by the DLDO due to its fast transient response can predict the desired ratio for the SC and reduce the dip voltage at the same time. The handshaking technique achieves smooth transition in the hybrid architecture. Experimental results show peak efficiency of 85% (closed-loop) and 95% (open loop) since the power converter has fast transient response by the DLDO prediction and reduction of switching power loss. Accurate fine tune operation by the DLDO and smooth handshaking improve load regulation from 49mV to 3mV and undershoot from 263mV to 93mV with a reduced recovery time of 200ns.Item type:Item, A Low Quiescent Current and Cross Regulation Single-Inductor Dual-Output Converter with Stacking MOSFET Driving Technique(2017-01-01) ;Ma, Yu-Sheng ;Yang, Wen-Hau ;Lin, Yen-Ting ;Chen, HsinLin, Li-Chithe stacking MOSFET structure composed of low-voltage devices suffers from deteriorated transient response or large footprint area when capacitor-free or dominant pole compensation low dropout (LDO) regulator biases the driver. Due to self-stabilized feature, the proposed stacking MOSFET driving (SMD) technique effectively drives the power stage and greatly reduces noise interference from the noisy node to achieve low cross regulation (CR) in the single-inductor dual-output (SIDO) converter. Moreover, two inherent low dropout (LDO) regulators in the SMD technique completely regulate two outputs with low quiescent current at no load condition. Experimental results show the tested chip fabricated in 0.25 mu m process with low cross regulation of 0.015mV/mA and ultra-low quiescent current of 5 mu A at no load condition.Item type:Item, A new biodegradable gate dielectric material based on keratin protein for organic thin film transistors(2017-05-01) ;Singh, Ranjodh ;Lin, Yen-Ting ;Chuang, Whae-Ling ;Ko, Fu-Hsiang材料科學與工程學系By virtue of the biocompatibility, environmental benignity, and sustainability, as well as low cost of keratin protein's source herein, we report its application as a gate dielectric material for organic electronic devices. Keratin protein, which is a biodegradable material was directly extracted from poultry chicken feathers (CFs). Solution-processed regioregular poly(3-hexylthiophene) (P3HT) organic thin film transistors (OTFTs) with keratin dielectric thin film exhibited enhanced charge mobility of 2.293-10(-3) cm(2) V-1 s(-1) (saturation regime), high on-off current ratio of 105 and low threshold voltage, -1V as compared to conventional SiO2 dielectric. All the fabrication processes were performed below 100 degrees C. A detailed semiconductor-dielectric interface study has revealed that the high content of beta-sheet structure in keratin protein has guided the P3HT polymer chains, through supramolecular forces of interaction to form 2D nanoribbons of large crystallite size (150 nm) over keratin thin film. This has led to the reduced trapping sites at the semiconductor/dielectric interface and hence the enhanced electrical performance of OTFTs was observed. Atomic force microscopy (AFM) and Grazing Incidence X-ray diffraction (GI-XRD) study was further employed to explore the mechanism of formation of 2D nanoribbons of P3HT. The primary and secondary structure of keratin protein as analyzed by AFM, Transmission electron microscopy (TEM) and Fourier transform spectroscopy (FTIR) is also provided in this study. The water compatible nature of keratin has helped to overcome the common issue of dielectric layer washing that occurs mostly during fabrication of OTFTs by sol-gel method. The biodegradable nature of keratin protein has also been demonstrated here by providing it as feed to fishes in an aquarium. (C) 2017 Elsevier B. V. All rights reserved.Item type:Item, A Single-Inductor Dual-Output Converter with Linear-Amplifier-Driven Cross Regulation for Prioritized Energy-Distribution Control of Envelope-Tracking Supply Modulator(2017-01-01) ;Yang, Shang-Hsien ;Lin, Yen-Ting ;Ma, Yu-Sheng ;Chen, Hung-WeiChen, Ke-HorngItem type:Item, A True-Random-Number-Based Pseudohysteresis Controller for Buck DC-DC Converter in High-Security Internet-of-Everything Devices(2020-03-01) ;Yang, Wen-Hau ;Chiu, Shao-Wei ;Kuo, Chun-Chieh ;Lin, Yen-TingLai, Yan-JiunFor high-security Internet-of-Everything (IoE) devices, a true random number (TRN)-based pseudohysteresis controller (PHC) is proposed to avoid both power side-channel attack (PSCA) and power injection attack (PIA) and reduce electromagnetic interference (EMI) without degrading performance of transient response and regulation. In addition, the TRN-based PHC uses an enhanced security randomizer to correctly generate a random number (RN) independent of the input power at the PSCA and PIA and converts the RN into a hysteresis window that constitutes the true random modulation switching frequency. Therefore, the TRN-based PHC ensures proper spread spectrum and low EMI. In addition, fast transient response is maintained due to inherent hysteresis control. Experimental results show that peak EMI noise is reduced from 89.72 to 54.32dBV and meets the specification of EN 55032 Class B even under the PIA interference up to 1 V. Furthermore, in case of 0.2A-to-0.8A load step, the method achieves a recovery time of 7.3 s and an output voltage drop of 53 mV at a switching frequency of approximately 1 MHz, and the peak efficiency is 92.4.Item type:Item, Aqueous Solution-Processable, Flexible Thin-Film Transistors Based on Crosslinked Chitosan Dielectric Thin Films(2018-03-01) ;Singh, Ranjodh ;Lin, Yen-Ting ;Ko, Fu-Hsiang ;材料科學與工程學系Department of Materials Science and EngineeringThe hydrophilic character of chitosan (CS) limits its use as a gate dielectric material in thin-film transistors (TFTs) based on aqueous solution-processable semiconductor materials. In this study, this drawback is overcome through controlled crosslinking of CS and report, for the first time, its application to aqueous solution-processable TFTs. In comparison to natural CS thin films, crosslinked chitosan (Cr-CS) thin films are hydrophobic. The dielectric properties of Cr-CS thin films are explored through fabrication of metal-insulator-metal devices on a flexible substrate. Compared to natural CS, the Cr-CS dielectric thin films show enhanced environmental and water stabilities, with a high breakdown voltage (10 V) and low leakage current (0.02 nA). The compatibility of Cr-CS dielectric thin films with aqueous solution-processable semiconductors is demonstrated by growing ZnO nanorods via a hydrothermal method to fabricate flexible TFT devices. The ZnO nanorod-based TFTs show a high field-effect mobility (linear regime) of 10.48 cm(2) V-1 s(-1). Low temperature processing conditions (below 100 degrees C) and water as the solvent are utilized to ensure the process is environmental friendly to address the e-waste problem.Item type:Item, Bio-Inspired Supramolecular Chemistry Provides Highly Concentrated Dispersions of Carbon Nanotubes in Polythiophene(2016-06-01) ;Lin, Yen-Ting ;Singh, Ranjodh ;Kuo, Shiao-Wei ;Ko, Fu-Hsiang材料科學與工程學系In this paper we report the first observation, through X-ray diffraction, of noncovalent uracil-uracil (U-U) dimeric 7r-stacking interactions in carbon nanotube (CNT)-based supramolecular assemblies. The directionally oriented morphology determined using atomic force microscopy revealed highly organized behavior through pi-stacking of U moieties in a U-functionalized CNT derivative (CNT-U). We developed a dispersion system to investigate the bio-inspired interactions between an adenine (A)-terminated poly(3-adeninehexyl thiophene) (PAT) and CNT-U. These hybrid CNT-U/PAT materials interacted through pi-stacking and multiple hydrogen bonding between the U moieties of CNT-U and the A moieties of PAT. Most importantly, the U center dot center dot center dot A multiple hydrogen bonding interactions between CNT-U and PAT enhanced the dispersion of CNT-U in a high-polarity solvent (DMSO). The morphology of these hybrids, determined using transmission electron microscopy, featured grape-like PAT bundles wrapped around the CNT-U surface; this tight connection was responsible for the enhanced dispersion of CNT-U in DMSO.Item type:Item, Communication Synthesis for Interconnect Minimization Targeting Distributed Register-File Microarchitecture(2011-04-01) ;Huang, Juinn-Dar ;Chen, Chia-I ;Lin, Yen-Ting ;Hsu, Wan-Ling電子工程學系及電子研究所In deep-submicron era, wire delay is becoming a bottleneck while pursuing even higher system clock speed. Several distributed register (DR) architectures have been proposed to cope with this problem by keeping most wires local. In this article, we propose a new resource-constrained communication synthesis algorithm for optimizing both inter-island connections (IICs) and latency targeting on distributed register-file microarchitecture (DRFM). The experimental results show that tip to 24.7% and 12.7% reduction on IIC and latency can be achieved respectively as compared to the previous work.Item type:Item, Efficiently controllable hybrid micelle of poly(3-adeninehexylthiophene)/[6,6]-phenyl-C61-butyric acid methyl ester for a flexible metal-insulator-semiconductor device(2016-03-13) ;Lin, Yen-Ting ;Singh, Ranjodh ;Ko, Fu-Hsiang ;Cheng, Chih-Chia材料科學與工程學系Item type:Item, In Situ Regeneration of Si-based ARROW-B Surface Plasmon Resonance Biosensors(2015-06-01) ;Hsu, Hsin-Feng ;Lin, Yen-Ting ;Huang, Yang-Tung ;Lu, Ming-FengChen, Chyong-HuaSi-based antiresonant reflecting optical waveguide type B (ARROW-B) surface plasmon resonance (SPR) biosensors allow label-free high-sensitivity detection of biomolecular interactions in real time. The ARROW-B waveguide, which has a thick guiding layer, provides efficient coupling with a single-mode fiber. The Si-based ARROW-B SPR biosensors were fabricated by using the standard semiconductor fabrication processes with a single-step lithography. A fluid flow system was designed to transport samples or analytes. The waveguide consists of propagation and SPR sensing regions. The propagation regions in the front and rear of the SPR sensing region have a symmetric cladding structure to isolate them from environmental changes. A high-index O-ring is used to seal the liquid flow channel. The intensity interrogation method was used to characterize the sensors. The sensitivity of the biosensors was 3.0 x 10(3) A mu W/RIU (refractive index unit) with a resolution of 6.2 x 10(-5) RIU. An in situ regeneration process was designed to make the sensors reusable and eliminate re-alignment of the optical measurement system. The regeneration was realized using ammonia-hydrogen peroxide mixture solutions to remove molecules bound on the sensor surface, such as self-assembled 11-mercapto-1undecanoic acid and bovine serum albumin. SPR was used to monitor the regeneration processes. The experimental results show that the sensing response did not significantly change after the sensor was reused more than 10 times. In situ regenerations of the sensors were achieved.Item type:Item, Microfluid on Chip Transesterification Reaction and Real-Time Monitor by PN Diode Photodetector(2012-12-01) ;Chen, Chun-Chi ;Huang, Mei-Jung ;Lin, Yen-Ting ;Ko, Fu-HsiangChang, Edward YiBiodiesel is a renewable fuel made by a chemical reaction of alcohol and vegetable or animal oils, fats, or greases. Through a refinery process called transesterification. Biodiesel has been demonstrated produced by transesterification reaction by the addition of enzyme, i.e. Candida rugosa lipase [1]. In this study, we self-assemble lipase on the gold film through surface modifications. Under the gold film, a PN photodetector is pre-fabricated, and polydimethylsiloxane (PDMS) is used as a fluid channel and reaction chamber of transesterification process. Since PDMS reactor is optically transmittance, a specific wavelength of light can be used to detect transesterification reaction. The monitor for biodiesel production can be detected by means of transmittance (T %) taken as an indicator to estimate the conversion yield of the transesterification reaction. In this study, the on-chip PN diode is used as a photo detector to detect the conversion of biodiesel. As a result, the lipase-catalyzed immobilized on the Au/PN diode and a micro-fluidic device as a transesterification reaction chamber is proposed for real-time monitoring through transmittance characterization.Item type:Item, Performance-Driven Architectural Synthesis for Distributed Register-File Microarchitecture Considering Inter-Island Delay(2010) ;Huang, Juinn-Dar ;Chen, Chia-I ;Hsu, Wan-Ling ;Lin, Yen-TingJou, Jing-YangIn deep-submicron era, wire delay is becoming the bottleneck while pursuing high system clock speed. Several distributed register (DR) architectures are proposed to cope with this problem by keeping most wires local. In this paper, we propose the distributed register-file microarchitecture with inter-island delay (DRFM-IID). With such delay consideration, synthesis task is inherently more complicated than the one with no inter-island delay concern since uncertain interconnect latency is very likely to make a serious impact on whole system performance. Hence we also develop a performance-driven architectural synthesis framework targeting DRFM-IID, which takes the number of inter-island transfers, transfer criticality and resource utilization into account for better optimization outcomes. The experimental results show that the latency and the number of inter-cluster transfers can be reduced by 26.9% and 37.5% on average; and the latter is a common indicator for power consumption of on-chip communication.Item type:Item, Performance-Driven Architectural Synthesis for Distributed Register-File Microarchitecture with Inter-Island Delay(2012-02-01) ;Huang, Juinn-Dar ;Chen, Chia-I ;Hsu, Wan-Ling ;Lin, Yen-TingJou, Jing-YangIn deep-submicron era, wire delay is becoming a bottleneck while pursuing higher system clock speed. Several distributed register (DR) architectures are proposed to cope with this problem by keeping most wires local. In this article, we propose the distributed register-file microarchitecture with inter-island delay (DRFM-IID). Though DRFM-IID is also one of the DR-based architectures, it is considered more practical than the previously proposed DRFM, in terms of delay model. With such delay consideration, the synthesis task is inherently more complicated than the one without inter-island delay concern since uncertain interconnect latency is very likely to seriously impact on the whole system performance. Therefore we also develop a performance-driven architectural synthesis framework targeting DRFM-IID. Several factors for evaluating the quality of results, such as number of inter-island transfers, timing-criticality of transfer, and resource utilization balancing, are adopted as the guidance while performing architectural synthesis for better optimization outcomes. The experimental results show that the latency and the number of inter-cluster transfers can be reduced by 26.9% and 37.5% on average; and the latter is commonly regarded as an indicator for power consumption of on-chip communication.Item type:Item, Solution processable bilayered gate dielectric towards flexible organic thin film transistors(2015-04-01) ;Singh, Ranjodh ;Meena, Jagan Singh ;Tsai, I-Hsin ;Lin, Yen-TingWang, Cheng-JyunIn this study, we have successfully explored the potential of a new bilayer gate dielectric material, composed of Polystyrene (PS), Pluronic P123 Block Copolymer Surfactant (P123) composite thin film and Polyacrylonitrile (PAN) through fabrication of metal insulator metal (MIM) capacitor devices and organic thin film transistors (OTFTs). The conditions for fabrication of PAN and PS-P123 as a bilayer dielectric material are optimized before employing it further as a gate dielectric in OTFTs. Simple solution processable techniques are applied to deposit PAN and PS-P123 as a bilayer dielectric layer on Polyimide (PI) substrates. Contact angle study is further performed to explore the surface property of this bilayer polymer gate dielectric material. This new bilayer dielectric having a k value of 3.7 intermediate to that of PS-P123 composite thin film dielectric (k similar to 2.8) and PAN dielectric (k similar to 5.5) has successfully acted as a buffer layer by preventing the direct contact between the organic semiconducting layer and high k PAN dielectric. The OTFT devices based on alpha,omega-dihexylquaterthiophene (DH4T) incorporated with this bilayer dielectric, has demonstrated a hole mobility of 1.37 x 10(-2) and on/off current ratio of 10(3) which is one of the good values as reported before. Several bending conditions are applied, to explore the charge carrier hopping mechanism involved in deterioration of electrical properties of these OTFTs. Additionally, the electrical performance of OTFTs, which are exposed to open atmosphere for five days, can be interestingly recovered by means of re-baking them respectively at 90 degrees C. (C) 2015 Elsevier B.V. All rights reserved.