Browsing by Author "Sheu, Tzu-Shiun"

Now showing 1 - 2 of 2

Characteristics of Gate-All-Around Twin Poly-Si Nanowire Thin-Film Transistors
(2009-02-01)
Sheu, Jeng-Tzong
;
Huang, Po-Chun
;
Sheu, Tzu-Shiun
;
Chen, Chen-Chia
;
Chen, Lu-An
We have investigated the characteristics of gate-all-around (GAA) twin polycrystalline-silicon nanowire (NW) thin-film transistors (TFTs). The NW channel and surrounding gate imparted the GAA twin NW TFT with superior channel controllability. Moreover, the combination of the high surface-to-volume ratio of the NW and the split channel structure led to highly efficient NH(3) plasma treatment, which reduced the effective grain-boundary trap-state density. The GAA twin NW TFT exhibited greatly improved electrical performance, including a lower threshold voltage, a steeper subthreshold swing (114 mV/dec), a higher on/off current ratio (> 10(8)), and a virtual absence of drain-induced barrier lowering (1.3 mV/V).
Performance of Dual-Channel Gate-All-Around Polysilicon Nanowire Thin-film Transistor
(2008)
Huang, Po-Chun
;
Sheu, Tzu-Shiun
;
Chen, Chen-Chia
;
Chen, Lu-An
;
Sheu, Jeng-Tzong