Browsing by Author "Shih, Wen-Yu"
Now showing 1 - 2 of 2
- Results Per Page
- Sort Options
Item type:Item, Package Routability- and IR-Drop-Aware Finger/Pad Assignment in Chip-Package Co-Design(2009) ;Lu, Chao-Hung ;Chen, Hung-Ming ;Liu, Chien-Nan Jimmy ;Shih, Wen-Yu電子工程學系及電子研究所Due to increasing complexity of design interactions between the chip, package and PCB, it is essential to consider them at the same time. Specifically the finger/pad locations affect the performance of the chip and the package significantly. In this paper, we have. developed techniques in chip-package codesign to decide the locations of fingers/pads for package routability and signal integrity concerns in chip core design. Our finger/pad assignment is a two-step method: first we optimize the wire congestion problem in package routing, and then we try to minimize the IR-drop violation with finger/pad solution refinement The experimental results are encouraging. Compared with the randomly optimized methods, our approaches reduce in average 42% and 68% of the maximum density in package and 10.61% of IR-drop for test circuits.Item type:Item, Package routability- and IR-drop-aware finger/pad planning for single chip and stacking IC designs(2013-06-01) ;Lu, Chao-Hung ;Chen, Hung-Ming ;Liu, Chien-Nan Jimmy ;Shih, Wen-Yu電子工程學系及電子研究所Due to the increasing complexity of the design interactions between the chip and package, it is necessary to consider them at the same time. In order to simultaneously handle chip and package performances, co-design of chip and package is a widely adopted solution, particularly because the finger/pad locations significantly affect IR-drop of the core and the package routing. In this paper, we develop chip-package co-design techniques to determine the locations of the fingers/pads for package routability and signal integrity concerns in IC designs, this method can be used in the 2-D and stacking IC design. Our finger/pad assignment is a two-step method: we first solve the wire congestion problem in package routing, and then try to minimize the IR-drop violation and the length of the bonding wires under a compact IR-drop model. The experimental results are encouraging. Compared with the randomly optimized method, on average, our approaches reduce the maximum package density by 42% and 68% for both technologies, IR-drop by 10.61% and 4.58%; and the bonding wires is reduced by 15.66% if we use stacking chips. (c) 2012 Elsevier B.V. All rights reserved.