Browsing by Author "Song, Min-An"

Now showing 1 - 1 of 1

Adaptive low-error fixed-width booth multipliers
(2007-06-01)
Song, Min-An
;
Van, Lan-Da
;
Kuo, Sy-Yen
;
資訊工程學系
;
Department of Computer Science
In this paper, we propose two 2's-complement fixed-width Booth multipliers that can generate an n-bit product from an n-bit multiplicand and an n-bit multiplier. Compared with previous designs, our multipliers have smaller truncation error, less area, and smaller time delay in the critical paths. A four-step approach is adopted to search for the best error-compensation bias in designing a multiplier suitable for VLSI implementation. Last but not least, we show the superior capability of our designs by inscribing it in a speech signal processor. Simulation results indicate that this novel design surpasses the previous fixed-width Booth multiplier in the precision of the product. An average error reduction of 65-84% compared with a direct-truncation fixed-width multiplier is achieved by adding only a few logic gates.