Browsing by Author "Su, Wei-Li"

Now showing 1 - 1 of 1

A low power pulsed edge-triggered latch for survivor memory unit of Viterbi decoder
(2006)
Su, Wei-Li
;
Chiueh, Herming
;
Huang, Po-Tsang
;
Hwnag, Wei
;
電信工程研究所
A low power pulsed edge-triggered latch based on the static edge-triggered latch (ETL) is presented for survivor memory (SMU) unit of Viterbi decoder for low power high speed wireless local area network (WLAN) applications. By reducing clock loading and transistor number, the proposed low swing static ETL has less clock loading, smaller cell area and power-delay product compared to traditional master-slave register. Moreover, a stage-reduced SMU is introduced later for saving both area and power consumption. The proposed low swing static ETL and stage-reduced SMU are designed and simulated in TSMC 0.13um standard CMOS process, and the operating clock frequency is at 1GHz.