Browsing by Author "Wu, Yi-Chun"
Now showing 1 - 2 of 2
- Results Per Page
- Sort Options
Item type:Item, 28nm Near/Sub-Threshold Dual-Port FIFO Memory for Shared Queues in Multi-Sensor Applications(2018-01-01) ;Wu, Yi-Chun ;Huang, Po-Tsang ;Wu, Shang-Lin ;Lung, Sheng-ChiWang, Wei-ChangFor an energy-limited multi-sensing platform, ultra-low-power queueing design is one of the critical challenge to store low-speed sensing data with various sampling frequencies. In this paper, a near/sub-threshold dual-port first-in-first-out (FIFO) memory is proposed for shared queues in a unified queuing architecture. This ultra-lowpower FIFO memory is designed and implemented using bitinterleaved 12T near-/sub-threshold dual-port SRAM bit-cells, write/read-assist circuitries, and adaptive timing tracking circuits. The 12T bit-cell eliminates both read and write half-select disturbance. Additionally, an adaptive timing tracing circuitry and negative bit-line circuits are employed to against PVT variation and to enhance write ability, respectively. Furthermore, the self-timed pointers and short ripple bit-lines are designed to avoid global long metal lines with large loading. A 256x16 dual-port FIFO memory is implemented in UMC 28nm HKMG CMOS technology. This FIFO memory can be operated at 0.4V with 10MHz for read operations. Moreover, up to 60% power reduction can be achieved based on the proposed design techniques.Item type:Item, Impact of Electroforming Current on Self-Compliance Resistive Switching in an ITO/Gd:SiOx/TiN Structure(2013-07-01) ;Tseng, Hsueh-Chih ;Chang, Ting-Chang ;Wu, Yi-Chun ;Wu, Sei-WeiHuang, Jheng-JieThis letter investigates self-compliance behavior for nonvolatile resistance random access memory using the indium tin oxide (ITO)/Gd:SiOx/TiN structure. Different current compliances in the electroforming process results in different trends in the set process, including a different self-compliance scale and one-or two-step set behaviors. The oxygen ions generated during the electroforming and set process drift to ITO, inducing a semiconductor-like ITO interface formation, which can be regarded as a self-built series resistor.