Browsing by Author "Yen, JH"

Now showing 1 - 2 of 2

A content-based motion estimation algorithm for power-aware architecture
(2003)
Cheng, HW
;
Dung, LR
;
Yen, JH
;
Wang, JJ
;
電控工程研究所
This paper presents a novel power-aware architecture, called the vario-power architecture, for motion estimation. Based on the proposed content-based subsample algorithm, the architecture can operate at different power consumption modes with little quality degradation and the switching of power mode can be done dynamically. As shown in the simulation results, the power consumption can be significantly reduced by simply change the threshold parameters while the quality degradations are little.
Design of power-aware multiplier with graceful quality-power trade-offs
(2005)
Yen, JH
;
Dung, LR
;
Shen, CY
;
電控工程研究所
;
Institute of Electrical and Control Engineering
A novel lossy power-aware multiplier design is studied and implemented based on the trade-off between power consumption and product precision. The power awareness of the proposed multiplier is defined as the ratio of normalized SNR and normalized power consumption under the same truncation scheme in order to reveal the trade-off efficiency between power and precision. A power-aware multiplier can carry out multiplications with different precisions under different power limitations. Configurations with high power awareness measurements can be chosen as candidates of power modes and applied to different conditions regarded to the energy limitations. A pipelined Dadda multiplier with controllable input and output precision is implemented for the purpose. The simulation shows that the power-aware design achieves higher trade-off efficiency subject to user-defined quality constraint than full precision multiplication.