Full metadata record
DC FieldValueLanguage
dc.contributor.author郭建男en_US
dc.contributor.authorKUO CHIEN-NANen_US
dc.date.accessioned2014-12-13T10:49:51Z-
dc.date.available2014-12-13T10:49:51Z-
dc.date.issued2009en_US
dc.identifier.govdocNSC98-2220-E009-064zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/101861-
dc.identifier.urihttps://www.grb.gov.tw/search/planDetail?id=1907868&docId=316304en_US
dc.description.abstract本計劃目的在研究使用異質整合技術,應用於多模多頻段無線通訊系統,達到0.9~10GHz寬頻可重組式性能目標。為達到此頻寬,內容將利用MEMS元件優越特性提升設頻電路效能。架構上應用六埠接收機架構突破傳統正交訊號解調架構的問題。在本計劃中,關鍵電路例如可重組式低雜訊放大器將會討論及設計。配合六埠架構,實現完整系統,並利用已開發的微機電設計平台驗證設計流程。因此在射頻電路設計可以大幅降低複雜度,簡化難度,降低功率消耗,及降低成本。zh_TW
dc.description.abstractThis project is targeting to develop heterogeneous integrated technology for 0.9~10GHz broadband reconfigurable receiver front-end applied to multi-standard communications. To accommodate for the broad bandwidth, MEMS technology shall be addressed, incorporated into the standard CMOS technology to pursue for better system performance. As such, the six-port receiver architecture will be adopted to avoid those common issues exhibited in the traditional I/Q demodulators. Key circuit blocks include reconfigurable low-noise amplifiers (LNA) shall be carefully studied for the broadband concern. The six-port receiver will be realized and verified by developed MEMS design platform. The design complexity thus will be greatly reduced to achieve low cost and low power.en_US
dc.description.sponsorship行政院國家科學委員會zh_TW
dc.language.isozh_TWen_US
dc.subjectCMOS 毫米波積體電路zh_TW
dc.subject可重組式zh_TW
dc.subject直接降頻接收機zh_TW
dc.subject低雜訊放大器zh_TW
dc.subject混波器zh_TW
dc.subject相位調整器zh_TW
dc.subject六埠接收機zh_TW
dc.subject微機電zh_TW
dc.subjectCMOS RFICen_US
dc.subjectreconfigurableen_US
dc.subjectdirect conversion receiveren_US
dc.subjectlow-noise amplifieren_US
dc.subjectmixeren_US
dc.subjectphase shifteren_US
dc.subject6-port receiveren_US
dc.subjectMEMSen_US
dc.title異質整合Mixed-Signal/MEMS CMOS無線射頻收發機設計研發---子計畫二:可重組式 Mixed-Signal/MEMS 9G~10GHz射頻接收端設計(I)zh_TW
dc.titleReconfigurable Mixed-Signal/MEMS 9G~10GHz Receiver Design(I)en_US
dc.typePlanen_US
dc.contributor.department國立交通大學電子工程學系及電子研究所zh_TW
Appears in Collections:Research Plans