Full metadata record
DC FieldValueLanguage
dc.contributor.authorAdamo, Oluwayomien_US
dc.contributor.authorNaz, Afrinen_US
dc.contributor.authorJanjusic, Tommyen_US
dc.contributor.authorKavi, Krishnaen_US
dc.contributor.authorChung, Chung-Pingen_US
dc.date.accessioned2017-04-21T06:49:58Z-
dc.date.available2017-04-21T06:49:58Z-
dc.date.issued2009en_US
dc.identifier.isbn978-1-4244-5403-7en_US
dc.identifier.urihttp://dx.doi.org/10.1109/I-SPAN.2009.118en_US
dc.identifier.urihttp://hdl.handle.net/11536/134903-
dc.description.abstractAs more cores (processing elements) are included in a single chip, it is likely that the sizes of per core L-1 caches will become smaller while more cores will share L-2 cache resources. It becomes more critical to improve the use of L-1 caches and minimize sharing conflicts for L-2 caches. In our prior work we have shown that using smaller but separate L-1 array data and L-1 scalar data cache, instead of a larger single L-1 data cache, can lead to significant performance improvements. In this paper we will extend our experiments by varying cache design parameters including block size, associativity and number of sets for L-I array and L-1 scalar caches. We will also present the affect of separate array and scalar caches on the non-uniform accesses to different (L-1) cache sets exhibited while using a single (L-1) data cache. For this purpose we use third and fourth central moments (skewness and kurtosis), which characterize the access patterns. Our experiments show that for several embedded benchmarks (from MiBench) split data caches significantly mitigate the problem of non-uniform accesses to cache sets (leading to more uniform utilization of cache resources, reduction of conflicts to cache sets, and minimizing hot spots in cache). They also show that neither higher set-associativities nor large block sizes are necessary with split cache organizations.en_US
dc.language.isoen_USen_US
dc.subjectCache memoriesen_US
dc.subjectSplit data cacheen_US
dc.subjectuniform cache access patternsen_US
dc.titleSmaller split L-1 data caches for multi-core processing systemsen_US
dc.typeProceedings Paperen_US
dc.identifier.doi10.1109/I-SPAN.2009.118en_US
dc.identifier.journal2009 10TH INTERNATIONAL SYMPOSIUM ON PERVASIVE SYSTEMS, ALGORITHMS, AND NETWORKS (ISPAN 2009)en_US
dc.citation.spage74en_US
dc.citation.epage+en_US
dc.contributor.department資訊工程學系zh_TW
dc.contributor.departmentDepartment of Computer Scienceen_US
dc.identifier.wosnumberWOS:000291013200014en_US
dc.citation.woscount2en_US
Appears in Collections:Conferences Paper