標題: Cycle time estimation for wafer fab with engineering lots
作者: Chung, SH
Huang, HW
工業工程與管理學系
Department of Industrial Engineering and Management
公開日期: 1-二月-2002
摘要: Due to the interaction between the process complexity and equipment diversity in a wafer fab, it is rather difficult to estimate the material flow time of wafer lots. Facing competition, it is common for a wafer fab to produce a certain quantity of engineering lots. However, introducing engineering lots into the factory will increase the complexity of the material flow control and the difficulty in cycle time estimation. The purpose of this paper is to develop cycle time estimation algorithms for a wafer fab by analyzing the material flow characteristics. Simulation results have shown that the algorithm is capable of generating satisfactory cycle time estimations with or without existing engineering lots.
URI: http://dx.doi.org/10.1023/A:1011935728647
http://hdl.handle.net/11536/29030
ISSN: 0740-817X
DOI: 10.1023/A:1011935728647
期刊: IIE TRANSACTIONS
Volume: 34
Issue: 2
起始頁: 105
結束頁: 118
顯示於類別:期刊論文


文件中的檔案:

  1. 000171291800002.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。