Full metadata record
DC FieldValueLanguage
dc.contributor.authorLiu, CNJen_US
dc.contributor.authorJou, JYen_US
dc.date.accessioned2014-12-08T15:45:10Z-
dc.date.available2014-12-08T15:45:10Z-
dc.date.issued2000-07-01en_US
dc.identifier.issn0740-7475en_US
dc.identifier.urihttp://hdl.handle.net/11536/30448-
dc.description.abstractExtracting controlling finite-state machines can significantly reduce state space and thereby speed functional verification. The controller extraction algorithm uses an approach that frees it from restrictions on HDL code writing style.en_US
dc.language.isoen_USen_US
dc.titleAn automatic controller extractor for HDL descriptions at the RTLen_US
dc.typeArticleen_US
dc.identifier.journalIEEE DESIGN & TEST OF COMPUTERSen_US
dc.citation.volume17en_US
dc.citation.issue3en_US
dc.citation.spage72en_US
dc.citation.epage77en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000088988700016-
dc.citation.woscount6-
Appears in Collections:Articles


Files in This Item:

  1. 000088988700016.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.