Browsing by Author "Ruiz, Javier"

Now showing 1 - 1 of 1

Portable simulation/emulation stimulus on an industrial-strength SoC
(2009)
Torres, Francisco
;
Srivastava, Rohit
;
Ruiz, Javier
;
Wen, H. -P.
;
Bose, Mrinal
Reuse of System-on-Chip (SoC) verification stimuli across various design models is a challenging problem. However, if used effectively, it significantly reduces verification time and quickly increases confidence in the robustness of a design. We use pseudo-random stimuli to drive tests on an SoC using simulation BFMs and reuse them on emulation-BFMs. Initial results on a Power Architecture (TM) Technology-based SoC demonstrate about a 100x speedup on the emulator vis-a-vis the simulator.