Browsing by Author "Tseng, Pei-Ling"
Now showing 1 - 6 of 6
- Results Per Page
- Sort Options
Item type:Item, 99% High Accuracy Knee Voltage Detection for Primary-side Control in Flyback Converter(2015) ;Tsai, Tsung-Hsun ;Chen, Ke-Horng ;Tsai, Tsung-Yen ;Lin, Jian-RuLin, Ying-Hsithis paper proposed the adaptive knee voltage detection (KVD) technique to improve the output voltage accuracy of the primary side regulator. Owing to the insertion of the snubber circuit for reducing overshoot voltage, conventional KVD technique fails to get the output voltage information and thus to deteriorate the output voltage accuracy. Analysis of the snubber circuit and the resonance of the primary side can determine the band-pass filter in the proposed AKVD technique to get high accuracy output information without being affected by any kinds of resonances. Test chip designed in VIS 0.5 mu m BCD process demonstrates the accuracy of the output voltage higher than 99%. Besides, any abnormal detection won\'t happen and thus the output ripple can be kept low.Item type:Item, A 3T1R Nonvolatile TCAM Using MLC ReRAM with Sub-1ns Search Time(2015-01-01) ;Chang, Meng-Fan ;Lin, Chien-Chen ;Lee, Albert ;Kuo, Chia-ChenYang, Geng-HauItem type:Item, Design of Wide-IF-Band CMOS Mixer with LO Multiplier(2013) ;Tsai, Han-Ting ;Tseng, Pei-Ling ;Chang, Che-Wei ;Hu, RobertJou, Christina F.This paper reports the development of K-band wide-IF-band CMOS mixer with LO multiplier suitable for wideband applications. To achieve such broad bandwidth, several design techniques-such as current-reuse differential-pair with LC resonance circuit, and simultaneous in-band gain peaking and off-band gain tailoring-have been analyzed and employed. The on-wafer measurement of this 17.4-26.1GHz TSMC 0.18 mu m CMOS mixer with LO doubler shows a -1dB conversion gain, 11dB noise figure, -6dBm input-referred 1dB compression point, 40dB RF-IF isolation, and 45dB LO-IF isolation at 8.7GHz. The chip size is 1400 x 1300 mu m(2).Item type:Item, Implantable Biomedical Device Supplying by a 28nm CMOS Self-Calibration DC-DC Buck Converter with 97% Output Voltage Accuracy(2015) ;Yang, Te-Fu ;Huang, Ru-Yu ;Su, Yi-Ping ;BalakumarChen, Ke-HorngImplantable devices like artificial cardiac pacemakers are generally used to control irregular pulses of heart. For 10-year usage, high accuracy supply voltage is essential with the unavoidable aging of the power system to achieve near-natural beat rhythm. A Self-Calibration DC-DC Buck converter (SC-Buck) is proposed to achieve high output voltage accuracy by eliminating offset caused by mismatch of process, voltage and temperature (PVT). Furthermore, the discontinuity which affects transient performance in conventional offset cancellation is also overcome. Large area occupation, which is required to decrease mismatch in conventional operational amplifier, can be largely decreased according to Monte Carlo analysis. Without trimming process, the proposed SC-Buck technique achieves high accuracy for long-term usage (years) and low cost. The test chip fabricated in UMC 28nm CMOS process proves the output voltage accuracy of 97% since the mismatch of error amplifier can be suppressed from 122% to 1%.Item type:Item, Microwave and Millimeter-Wave CMOS Frequency Doubler and Tripler Designs(2014-01-01) ;Wu, Kun-Long ;Tsai, Han-Ting ;Tseng, Pei-Ling ;Hu, RobertJou, Christina F.This manuscript describes our 17.4GHz 0.18 mu m-CMOS doubler and 77GHz 65nm-CMOS tripler designs. For the doubler, attention has been made on effectively suppressing the fundamental, third and forth harmonics using LLC filtering networks and balun. As for the tripler, the unwanted second-order harmonic can be suppressed through the use of large source impedance on the differential pair while the fundamental signal leakage is removed by an embedded notch filter; therefore, the intended third-harmonic output is almost 40dB larger than all the other spurious signals. The tripler chip size is 700x940um, and it consumes 93mW under 1.2V bias; the 3dB bandwidth for output is 9GHz.Item type:Item, Self-adjustable Feed-forward Control and Auto-tracking Off-time Control Techniques for 95% Accuracy and 95% Efficiency AC-DC Non-isolated LED Driver(2015) ;Chen, Hsin ;Chen, Chi-Wei ;Hsieh, Hsueh-Yi ;Chen, Ke-HorngTsai, Tsung-Yenthe non-isolated buck topology for LED driver is proposed to reduce volume and cost without the need of large transformer. Besides, in the entire universal range of AC input voltage, the proposed self-adjusted feed-forward control (SAFFC) technique ensures small variation in the LED current. The auto-tracking off-time control (ATOTC) technique is also adopted to adjust the off time to guarantee the current accuracy is better than that of the peak current control (PCC) technique while and the efficiency is better than that of the hysteresis current control (HCC) technique. Test chip fabricated in VIS 0.5 mu m 700V ultra-high voltage (UHV) process demonstrates power factor higher than 0.97, averaged 95% high accuracy, and 95% high efficiency.