專利資料;;Patents
Permanent URI for this collectionhdl:11536/103151
Browse
Now showing 1 - 20 of 4210
- Results Per Page
- Sort Options
Item type:Item, A Method For Predicting Inductance And Self-Resonant Frequency Of A Spiral Inductor(2007-09-13) ;Chen, Chien-ChangCheng, Yu-TingIn this invention, a closed-form integral model for on-chip freely suspended rectangular spiral inductor is presented. The model of this invention bases on the Kramers-Kronig relations, field theory, and solid state physics to characterize a spiral inductor which RFIC designers could easily have the optimal design utilizing this analytical method. Meanwhile, this model can provide satisfactory prediction to the inductance and self-resonant frequency of the spiral inductor without complicated geometry analysis. Furthermore, unlike conventional formulations only based on circuit parameters, this model could safely predict the inductance and the self-resonant frequency when altering the material (excluding ferromagnetic materials) of a spiral inductor.Item type:Item, AACのためのウィンドウ切り替え方法およびM/S符号化の帯域決定方法(2008-06-05) ;劉 啓民 ;李 文傑 ;蕭 又華彭 康硯【課題】量子化誤差を低減させるオーディオ圧縮方法およびAACのためのM/S符号化の帯域状態の決定方法を提供する。【解決手段】本発明は、オーディオ信号の第1の範囲のグローバルエネルギー比率を決定し、グローバルエネルギー比率を第1の閾値と比較する方法を提供する。本発明はさらにACCのためのM/S符号化の帯域状態の決定方法を提供し、その方法は、帯域の大部分を含む少なくとも1つのオーディオストリームを受信するステップと、左信号、右信号、ミドル信号、およびサイド信号を含む各帯域の第1のノードおよび第2のノードを計算するステップと、各隣の帯域の最小コストパス値を計算するステップと、状態がL/R状態またはM/S状態であろう最小コストパス値に基づいて各帯域の状態を決定するステップとを含む。【選択図】図25Item type:Item, Abdominal breathing training apparatus, abdominal breathing training system and method thereof(2013-06-25) ;Hsiao Tzu-Chien ;Hsu Ru-ShinHsieh Dai-LingAn abdominal breathing training apparatus, an abdominal breathing training system and the method thereof are provided. The abdominal breathing training apparatus is adapted for training a trainee how to perform an abdominal breathing and includes a trainer unit, a sensor unit, a data acquisition and conversion unit and a display unit. The trainer unit generates training waveforms and indications. The sensor unit directly measures abdominal movement signals from the trainee, and is positioned adjacent to the abdominal portion of the trainee. The data acquisition and conversion unit is coupled to the sensor unit and generates a trainee abdominal movement waveform according to the measured abdominal movement signals of the trainee. The display unit is coupled to the trainer unit, and displays the training waveforms and the indications to the trainee, who follows the training waveforms on the display unit to perform the abdominal breathing.Item type:Item, ABDOMINAL BREATHING TRAINING APPARATUS, ABDOMINAL BREATHING TRAINING SYSTEM AND METHOD THEREOF(2011-08-11) ;Hsiao Tzu-Chien ;Hsu Ru-ShinHsieh Dai-LingAn abdominal breathing training apparatus, an abdominal breathing training system and the method thereof are provided. The abdominal breathing training apparatus is adapted for training a trainee how to perform an abdominal breathing and includes a trainer unit, a sensor unit, a data acquisition and conversion unit and a display unit. The trainer unit generates training waveforms and indications. The sensor unit directly measures abdominal movement signals from the trainee, and is positioned adjacent to the abdominal portion of the trainee. The data acquisition and conversion unit is coupled to the sensor unit and generates a trainee abdominal movement waveform according to the measured abdominal movement signals of the trainee. The display unit is coupled to the trainer unit, and displays the training waveforms and the indications to the trainee, who follows the training waveforms on the display unit to perform the abdominal breathing.Item type:Item, Absolute time delay generating device(2010-01-21) ;Lee, Chen-Yi ;Yu, Jui-Yuan ;Yu, Chien-YingChen, Juinn-TingAn absolute time delay generating device includes a PVT (process-voltage-temperature) detection device and a delay-timing generator. The PVT detection device includes at least a delay module and a signal phase/frequency control module. The delay module includes a control unit and a reference unit. The control unit differs from the reference unit in sensitivity of delay property to PVT. The delay module compares phase or frequency differences generated when origin signals pass through the control unit and reference unit respectively, and produce delay parameters of the delay module. The signal phase/frequency control module receives and compares the delay parameters to determine an ambient PVT condition for the absolute time delay generating device, so as to control and correct the delay-timing generator and thereby generate accurate absolute time delay. Under various PVT influences, the absolute time delay generating device is capable of generating accurate, absolute time signals.Item type:Item, Absolute time delay generating device(2010-11-02) ;Lee ;Chen-Yi ;Yu ;Jui-YuanYuAn absolute time delay generating device includes a PVT (process-voltage-temperature) detection device and a delay-timing generator. The PVT detection device includes at least a delay module and a signal phase/frequency control module. The delay module includes a control unit and a reference unit. The control unit differs from the reference unit in sensitivity of delay property to PVT. The delay module compares phase or frequency differences generated when origin signals pass through the control unit and reference unit respectively, and produce delay parameters of the delay module. The signal phase/frequency control module receives and compares the delay parameters to determine an ambient PVT condition for the absolute time delay generating device, so as to control and correct the delay-timing generator and thereby generate accurate absolute time delay. Under various PVT influences, the absolute time delay generating device is capable of generating accurate, absolute time signals.Item type:Item, ACCESS POINT AND COMMUNICATION SYSTEM FOR RESOURCE ALLOCATION(2015-02-26) ;Wu Sau-Hsuan ;Chao Hsi-LuKo Chun-HsienAn access point (AP) and a communication system are provided. The access point comprises at least but not limited to a transceiver, a network connection unit, and a processing circuit. The processing circuit is configured for the following steps. The AP receives channel access requests of the user equipments (UEs) from the UEs. Next, the AP transmits a channel request data according to QoS requirements of plurality of channel access requests of the UEs to the server. Afterward, the AP receives resource allocation information associated with the channel request data from the server, wherein the resource allocation information comprises an allocated result of physical channels and transmission power configurations. Subsequently, the AP allocates the physical channels to the UEs according to the QoS requirements of the channel access requests of the UEs and the resource allocation information.Item type:Item, Acoustic camera(2012-05-08) ;Bai Mingsian R. ;Lin Jia-HongLiu Kuan-LiangAn acoustic camera comprises a first sound pick-up device, a second sound pick-up device, and a switch. The switch is respectively connected to the first sound pick-up device and the second pick-up device and used to select the first sound pick-up device or the second sound pick-up device to reconstruct the sound field of the sound source of a detected object. The first sound pick-up device has a first microphone array, and the first microphone array is a near-field uniform microphone array. The second sound pick-up device has a second microphone array, and the second microphone array is a far-field non-uniform microphone array.Item type:Item, Acoustic camera(2010-10-28) ;Bai, Mingsian R. ;Lin, Jia-HongLiu, Kuan-LiangAn acoustic camera comprises a first sound pick-up device, a second sound pick-up device, and a switch. The switch is respectively connected to the first sound pick-up device and the second pick-up device and used to select the first sound pick-up device or the second sound pick-up device to reconstruct the sound field of the sound source of a detected object. The first sound pick-up device has a first microphone array, and the first microphone array is a near-field uniform microphone array. The second sound pick-up device has a second microphone array, and the second microphone array is a far-field non-uniform microphone array.Item type:Item, ACTIVE GUARD RING STRUCTURE TO IMPROVE LATCH-UP IMMUNITY(2015-11-05) ;KER MING-DOUTSAI HUI-WENAn active guard ring structure is provided, which is applicable to improving latch-up immunity during the latch-up current test (I-test). The proposed active guard ring structure comprises an I/O circuit and an active protection circuit, wherein the I/O circuit receives a trigger current via an input pad and generates a corresponding bulk current since being triggered. The active protection circuit, connected between the I/O circuit and a core circuit, detects whether the trigger current is a positive or negative current pulse. When an intensity of the trigger current is larger than a threshold value, the active protection circuit controls the I/O circuit to provide a sink or compensation current so as to neutralize the bulk current and to reduce the net current flowing into or sourced from the core circuit, thereby increasing the latch-up resistance and immunity of the core circuit.Item type:Item, ACTIVE LIQUID CRYSTAL ARRAY DEVICE AND THE FABRICATION MEHTOD THEREOF(2014-06-26) ;JEN Tai-Hsiang ;CHEN Chih-Wei ;CHANG Yu-Cheng ;HSIEH Po-YuanHUANG Yi-PaiAn active liquid crystal array device is provided, A gate control electrode is disposed on the first transparent conductive substrate, a first transparent insulation layer is disposed on the gate control electrode, a liquid crystal control electrode is disposed on the first transparent insulation layer, a second transparent conductive substrate which includes a transparent electrode and a second liquid crystal oriented layer, and a liquid crystal layer is disposed between the first liquid crystal oriented layer and a second liquid crystal oriented layer.Item type:Item, Active liquid crystal array device and the fabrication method thereof(2015-03-17) ;Jen Tai-Hsiang ;Chen Chih-Wei ;Chang Yu-Cheng ;Hsieh Po-YuanHuang Yi-PaiAn active liquid crystal array device is provided. A gate control electrode is disposed on the first transparent conductive substrate, a first transparent insulation layer is disposed on the gate control electrode, a liquid crystal control electrode is disposed on the first transparent insulation layer, a second transparent conductive substrate which includes a transparent electrode and a second liquid crystal oriented layer, and a liquid crystal layer is disposed between the first liquid crystal oriented layer and a second liquid crystal oriented layer.Item type:Item, Active touch sensing circuit apparatus(2012-11-15) ;Tai Ya-Hsiang ;Chou Lu-ShengChiu Hao-LinThe invention discloses an active matrix touch sensing circuit apparatus used in a touch panel comprises a sensing unit, a resistance, and a thin film transistor. The resistance connects the sensing unit and the first scan line. The control end of the thin film transistor connects the sensing unit, the second scan line connects the input end of the thin film transistor, and the read out line connects the output end of the thin film transistor. When the sensing value of the body touch sensing unit is changed, and then the input wave form of the control end is changed. The output end generates an open current, and the read out line transmits the open current.Item type:Item, Active X-ray sensing circuit and the sensing method thereof(2013-10-01) ;Tai Ya-Hsiang ;Chou Lu-ShengChen Bo-ChengThe present invention provides an active X-ray sensing circuit and the sensing method thereof, it is applied in X-ray panel. The X-ray sensing circuit comprises two row of pixel circuit, and the two row of pixel circuit shares one scan line, and each data line connects with two switches. It is compensated the threshold voltage when it switches to the current source. It operates reading when it switches to amplifier. By applying specific scan line signal, the last-row pixel circuit is compensated and the next-row pixel row is read at the same time, so that the sensing circuit array can compensate and sense in one scan to avoid the effect of the leakage current.Item type:Item, Adaptive Controller used in Photoplethysmography Sensing System(2018-11-08) ;Paul C. P. Chao ;Tse-Yi Tu ;Bo-Wei PanYan-Hwa WuAn adaptive controller used in a photoplethysmography sensing system, comprises a plurality of hardware circuits which are configured to: receive a photoplethysmography signal (hereinafter, “PPG signal”) processed; determine whether the PPG signal processed satisfies with a requirement; output the PPG signal processed if the PPG signal processed satisfies with a requirement; and adjust a gain of an amplifier for amplifying the PPG signal and/or a driving signal of a light source if the PPG signal processed does not satisfy with a requirement.Item type:Item, ADDRESS GENERATION APPARATUS AND METHOD FOR QUADRATIC PERMUTATION POLYNOMIAL INTERLEAVER(2012-02-23) ;LEE SHUENN-GI ;WANG CHUNG HSUANSHEEN WERN-HOAn address generation apparatus for quadratic permutation polynomial (QPP) interleaver receives several configurable parameters and uses a plurality of QPP units to compute and outputs a plurality of interleaving addresses according to a QPP function Π(i)=(f1i+f2i2) mod k, where f1 and f2 are QPP coefficients, k is information block length of an input sequence, 0≦i≦k−1, and mod is a modulus operation. Each of the plurality of QPP units is a parallel computation unit, and outputs in parallel a corresponding group of interleaver addresses, where Π(i) is also a ith interleaving address generated by the apparatus.Item type:Item, Address generation apparatus and method for quadratic permutation polynomial interleaver(2013-06-18) ;Lee Shuenn-Gi ;Wang Chung HsuanSheen Wern-HoAn address generation apparatus for quadratic permutation polynomial (QPP) interleaver receives several configurable parameters and uses a plurality of QPP units to compute and outputs a plurality of interleaving addresses according to a QPP function Π(i)=(f1i+f2i2) mod k, where f1 and f2 are QPP coefficients, k is information block length of an input sequence, 0≦i≦k−1, and mod is a modulus operation. Each of the plurality of QPP units is a parallel computation unit, and outputs in parallel a corresponding group of interleaver addresses, where Π(i) is also a ith interleaving address generated by the apparatus.Item type:Item, Address generation apparatus and method for quadratic permutation polynomial interleaver de-interleaver(2012-12-11) ;Lee Shuenn-Gi ;Wang Chung-HsuanSheen Wern-HoAn address generation apparatus for a quadratic permutation polynomial (QPP) interleaver is provided. It comprises a basic recursive unit, and L recursive units represented by first recursive unit up to Lth recursive units. The apparatus inputs a plurality of configurable parameters according to a QPP function Π(i)=(f1i+f2i2) mod k, generates a plurality of interleaver addresses in serial via the basic recursive unit, and generates L groups of corresponding interleaver addresses via the first up to the Lth recursive units, wherein Π(i) is the i-th interleaver address generated by the apparatus, f1 and f2 are QPP coefficients, and k is information block length of an input sequence, 0≦i≦k−1.Item type:Item, Address Generation Apparatus And Method For Quadratic Permutation Polynomial Interleaver De-Interleaver(2011-03-17) ;Lee, Shuenn-Gi ;Wang, Chung-HsuanSheen, Wern-HoAn address generation apparatus for a quadratic permutation polynomial (QPP) interleaver is provided. It comprises a basic recursive unit, and L recursive units represented by first recursive unit up to Lth recursive units. The apparatus inputs a plurality of configurable parameters according to a QPP function Π(i)=(f1i+f2i2) mod k, generates a plurality of interleaver addresses in serial via the basic recursive unit, and generates L groups of corresponding interleaver addresses via the first up to the Lth recursive units, wherein Π(i) is the i-th interleaver address generated by the apparatus, f1 and f2 are QPP coefficients, and k is information block length of an input sequence, 0≦i≦k−1.