標題: METHOD OF IMPLEMENTING TIMING ENGINEERING CHANGE ORDER
作者: Chang Hua-Yu
Jiang Hui-Ru
Chang Yao-Wen
公開日期: 7-十一月-2013
摘要: A method of implementing timing ECO in a circuit includes the steps of performing a static timing analysis on the circuit so as to determine at least one timing violating path of the circuit, decomposing the timing violating path into at least one violating path segment, determining a smooth curve from each timing violating path and determining a plurality of reference points along the smooth curve, computing a fixability parameter of each gate on the violating path segment, extracting at least one gate according to the fixability parameters, and selecting one spare cell and disposing the selected spare cell on the violating path segment.
官方說明文件#: G06F017/50
URI: http://hdl.handle.net/11536/104983
專利國: USA
專利號碼: 20130298097
顯示於類別:專利資料


文件中的檔案:

  1. 20130298097.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。