Efficient layout style of cmos output buffer to improve driving capability of low-voltage submicron cmos IC's