Pipeline-based reconfigurable mixed-radix FFT processor
| dc.citation.patentcountry | USA | zh_TW |
| dc.citation.patentnumber | 07849123 | zh_TW |
| dc.contributor.author | Lai | en_US |
| dc.contributor.author | Chi-Chen | en_US |
| dc.contributor.author | Hwang | en_US |
| dc.contributor.author | Wei | en_US |
| dc.date.accessioned | 2014-12-16T06:14:22Z | |
| dc.date.available | 2014-12-16T06:14:22Z | |
| dc.date.issued | 2010-12-07 | en_US |
| dc.description.abstract | The present invention discloses a fast Fourier transform (FFT) processor based on multiple-path delay commutator architecture. A pipelined architecture is used and is divided into 4 stages with 8 parallel data path. Yet, only three physical computation stages are implemented. The process or uses the block floating point method to maintain the signal-to-noise ratio. Internal storage elements are required in the method to hold and switch intermediate data. With good circuit partition, the storage elements can adjust their capacity for different modes, from 16-point to 4096-point FFTs, by turning on or turning off the storage elements. | zh_TW |
| dc.identifier.govdoc | G06F017/14 | zh_TW |
| dc.identifier.govdoc | G06F015/00 | zh_TW |
| dc.identifier.uri | https://ir.lib.nycu.edu.tw/handle/11536/104687 | |
| dc.language.iso | zh_TW | en_US |
| dc.title | Pipeline-based reconfigurable mixed-radix FFT processor | zh_TW |
| dc.type | Patents | en_US |