<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

Timing Macro Modeling for Efficient Hierarchical Timing Analysis

Loading...
Thumbnail Image

Journal Title

Journal ISSN

Volume Title

Publisher

DOI

10.1109/ISVLSI.2018.00134

Abstract

As designs continue to grow in size and complexity, EDA paradigm shifts from flat to hierarchical timing analysis. In this paper, we discuss timing macro modeling, which is the key to enable efficient and accurate hierarchical timing analysis. We briefly review conventional models and recent research progresses in timing macro modeling. We try to answer the following questions: How can timing macro models be made compact and accurate? How do state-of-the art works maintain model accuracy, model size, model generation performance, and model usage performance? Finally, future research directions on timing macro modeling are identified.

Description

Citation

Endorsement

Review

Supplemented By

Referenced By