<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

Process-related reliability issues toward sub-100 nm device regime

dc.citation.epage140en_US
dc.citation.spage133en_US
dc.contributor.authorChang, CYen_US
dc.contributor.authorChao, TSen_US
dc.contributor.authorLin, HCen_US
dc.contributor.authorChien, CHen_US
dc.contributor.department交大名義發表zh_TW
dc.contributor.departmentNational Chiao Tung Universityen_US
dc.date.accessioned2014-12-08T15:26:29Z
dc.date.available2014-12-08T15:26:29Z
dc.date.issued2002en_US
dc.description.abstractCrucial process-related reliability issues, such as boron penetration, plasma charging damage, metal-gate processing, and emerging high-k dielectric, toward sub-100 nm technology nodes have been discussed.en_US
dc.identifier.isbn0-7803-7235-2en_US
dc.identifier.issn2159-1660en_US
dc.identifier.journal2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGSen_US
dc.identifier.urihttps://ir.lib.nycu.edu.tw/handle/11536/18811
dc.identifier.wosnumberWOS:000176359700019
dc.language.isoen_USen_US
dc.titleProcess-related reliability issues toward sub-100 nm device regimeen_US
dc.typeProceedings Paperen_US

Files

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed to upon submission
Description: