<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

A self-calibrate all-digital 3Gbps SATA driver design

dc.citation.epage60en_US
dc.citation.spage57en_US
dc.contributor.authorWang, Hsin-Wenen_US
dc.contributor.authorLu, Hung-Wenen_US
dc.contributor.authorSu, Chau-Chinen_US
dc.contributor.department電控工程研究所zh_TW
dc.contributor.departmentInstitute of Electrical and Control Engineeringen_US
dc.date.accessioned2014-12-08T15:25:35Z
dc.date.available2014-12-08T15:25:35Z
dc.date.issued2005en_US
dc.description.abstractThis paper presents an all digital Low Voltage Differential Signal (LVDS) driver for Serial-ATA (SATA-II) with simultaneous switching noise (SSN) reduction capability. An auto calibration mechanism is included to deal with the process and environmental variation. The chip is implemented using TSMC 0.18-mu m 1P6M CMOS technology. The core area is 350050 mu m(2). The transmitter operates at 3 Gbps under a 1.8V power supply and consumes 11 mW of power.en_US
dc.identifier.doi10.1109/ASSCC.2005.251806en_US
dc.identifier.isbn0-7803-9162-4en_US
dc.identifier.journal2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERSen_US
dc.identifier.urihttp://dx.doi.org/10.1109/ASSCC.2005.251806en_US
dc.identifier.urihttps://ir.lib.nycu.edu.tw/handle/11536/17990
dc.identifier.wosnumberWOS:000240872200015
dc.language.isoen_USen_US
dc.titleA self-calibrate all-digital 3Gbps SATA driver designen_US
dc.typeProceedings Paperen_US

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
000240872200015.pdf
Size:
712.36 KB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed to upon submission
Description: