<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

AN ALGORITHMIC ANALOG-TO-DIGITAL CONVERTER WITH LOW RATIO-SENSITIVITY AND GAIN-SENSITIVITY AND 4N-CLOCK CONVERSION CYCLE

dc.citation.epageE328en_US
dc.citation.spageE325en_US
dc.contributor.authorCHIN, SYen_US
dc.contributor.authorWU, CYen_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.date.accessioned2014-12-08T15:27:55Z
dc.date.available2014-12-08T15:27:55Z
dc.date.issued1994en_US
dc.identifier.isbn0-7803-1915-Xen_US
dc.identifier.journal1994 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: LINEAR CIRCUITS AND SYSTEMS (LCS) - ANALOG SIGNAL PROCESSING (ASP)en_US
dc.identifier.urihttps://ir.lib.nycu.edu.tw/handle/11536/20188
dc.identifier.wosnumberWOS:A1994BB78A00019
dc.language.isoen_USen_US
dc.titleAN ALGORITHMIC ANALOG-TO-DIGITAL CONVERTER WITH LOW RATIO-SENSITIVITY AND GAIN-SENSITIVITY AND 4N-CLOCK CONVERSION CYCLEen_US
dc.typeProceedings Paperen_US

Files

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed to upon submission
Description: