<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

Architecture and operations of the VLSI array processors for implementing a receding horizon controller

dc.citation.epage794en_US
dc.citation.spage789en_US
dc.contributor.authorLin, SYen_US
dc.contributor.department電控工程研究所zh_TW
dc.contributor.departmentInstitute of Electrical and Control Engineeringen_US
dc.date.accessioned2014-12-08T15:27:43Z
dc.date.available2014-12-08T15:27:43Z
dc.date.issued1995en_US
dc.identifier.isbn0-08-042371-Xen_US
dc.identifier.journalNONLINEAR CONTROL SYSTEMS DESIGN 1995, VOLS 1 AND 2en_US
dc.identifier.urihttps://ir.lib.nycu.edu.tw/handle/11536/19973
dc.identifier.wosnumberWOS:A1995BF64Y00130
dc.language.isoen_USen_US
dc.subjectnonlinear systemsen_US
dc.subjectreceding horizon controlen_US
dc.subjectVLSI array processorsen_US
dc.subjectoptimizationen_US
dc.titleArchitecture and operations of the VLSI array processors for implementing a receding horizon controlleren_US
dc.typeProceedings Paperen_US

Files

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed to upon submission
Description: