<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

ON THE REDUCTION OF REORDER BUFFER SIZE FOR DISCRETE FOURIER TRANSFORM PROCESSOR DESIGN

dc.citation.epageD174en_US
dc.citation.spageD171en_US
dc.contributor.authorSHEN, WZen_US
dc.contributor.authorTAO, YHen_US
dc.contributor.authorDUNG, LRen_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.date.accessioned2014-12-08T15:27:55Z
dc.date.available2014-12-08T15:27:55Z
dc.date.issued1994en_US
dc.identifier.isbn0-7803-1915-Xen_US
dc.identifier.journal1994 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: VLSIen_US
dc.identifier.urihttps://ir.lib.nycu.edu.tw/handle/11536/20185
dc.identifier.wosnumberWOS:A1994BB77Z00043
dc.language.isoen_USen_US
dc.titleON THE REDUCTION OF REORDER BUFFER SIZE FOR DISCRETE FOURIER TRANSFORM PROCESSOR DESIGNen_US
dc.typeProceedings Paperen_US

Files

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed to upon submission
Description: