Skip to main content
Log In
Communities & Collections
All of DSpace
Statistics
Home
學術出版;;Publications
研究計畫;;Research Plans
高性能混合訊號式發收機積體電路---子計畫III:高速雙絞線網路發收機單晶片系統(III)
高性能混合訊號式發收機積體電路---子計畫III:高速雙絞線網路發收機單晶片系統(III)
Loading...
Files
902215E009110.pdf
(572.38 KB)
902215E009110.pdf
(572.38 KB)
Date
2001
Authors
吳介琮
WU JIEH-TSORNG
Journal Title
Journal ISSN
Volume Title
Publisher
DOI
Abstract
Description
Keywords
收發器
,
系統晶片
,
高速網路
,
Transceiver
,
System-on-chip (SOC)
,
High speed network
Citation
URI
https://www.grb.gov.tw/search/planDetail?id=665821&docId=126404
https://ir.lib.nycu.edu.tw/handle/11536/93455
Collections
研究計畫;;Research Plans
Endorsement
Review
Supplemented By
Referenced By
Full item page