1. You are Here：

Browsing by Author Pean, DL

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 9 of 9
Issue DateTitleAuthor(s)
1-Sep-2001Design of a scalable multiprocessor architecture and its simulationPean, DL; Wu, CC; Chua, HT; Chen, C; 資訊工程學系; Department of Computer Science
1998Effective mechanisms to reduce the overhead of migratory sharing for linked-based cache coherence protocols in clustering multiprocessor architecturePean, DL; Wu, JR; Chen, C; 資訊工程學系; Department of Computer Science
1998Effective parallelization techniques for non-uniform loopsPean, DL; Wu, CC; Chua, HT; Chen, C; 資訊科學與工程研究所; Institute of Computer Science and Engineering
1-Dec-2000Enchanced linked-based cache coherence protocols with a hardware mechanism to reduce the migratory sharing overheadPean, DL; Chen, C; 資訊工程學系; Department of Computer Science
1998Look-ahead memory consistency modelWu, CC; Pean, DL; Chen, C; 資訊工程學系; Department of Computer Science
15-Mar-2001ODCHP: a new effective mechanism to maximize parallelism of nested loops with non-uniform dependencesPean, DL; Chen, C; 資訊工程學系; Department of Computer Science
2000An optimized dependence convex hull partitioning technique to maximize parallelism of nested loops with non-uniform dependencesPean, DL; Lai, GJ; Chen, C; 資訊工程學系; Department of Computer Science
1-May-2001An optimized three region partitioning technique to maximize parallelism of nested loops with non-uniform dependencesPean, DL; Chen, C; 資訊工程學系; Department of Computer Science
1-Mar-2002A release combined scheduling scheme for non-uniform dependence loopsPean, DL; Chua, HT; Chen, C; 資訊工程學系; Department of Computer Science
Showing results 1 to 9 of 9