1. 目前位置：

瀏覽 的方式： 作者 CHUNG, CP

跳到： 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字：  
顯示 1 到 11 筆資料，總共 11 筆
公開日期標題作者
1-五月-1992ADOPTABILITY AND EFFECTIVENESS OF MICROCODE COMPACTION ALGORITHMS IN SUPERSCALAR PROCESSINGSHIAU, YH; CHUNG, CP; 交大名義發表; 資訊科學與工程研究所; National Chiao Tung University; Institute of Computer Science and Engineering
1993ANALYZING CACHE PERFORMANCE ON MULTI-STREAM EXECUTION PROCESSORLIN, CZ; TSENG, CC; CHUNG, CP; 資訊工程學系; Department of Computer Science
1-三月-1994BENCHMARKING AND ANALYSIS OF SUPERSCALAR ARCHITECTURESHIAU, YH; CHUNG, CP; 資訊科學與工程研究所; Institute of Computer Science and Engineering
1-三月-1994BENCHMARKING AND ANALYSIS OF SUPERSCALAR ARCHITECTURESHIAU, YH; CHUNG, CP; 資訊科學與工程研究所; Institute of Computer Science and Engineering
1-四月-1992A BOUND ANALYSIS OF SCHEDULING INSTRUCTIONS ON PIPELINED PROCESSORS WITH A MAXIMAL DELAY OF ONE CYCLECHOU, HC; CHUNG, CP; 交大名義發表; 資訊科學與工程研究所; National Chiao Tung University; Institute of Computer Science and Engineering
1991DUAL-ALU CRISC ARCHITECTURE AND ITS COMPILING TECHNIQUECHOU, HC; CHUNG, CP; CHENG, SC; 資訊科學與工程研究所; Institute of Computer Science and Engineering
1993MODELING OF SUPERSCALAR INSTRUCTION SCHEDULING AND ANALYSIS OF A HEURISTIC SCHEDULING ALGORITHMCHOU, HC; CHUNG, CP; 資訊科學與工程研究所; Institute of Computer Science and Engineering
1-一月-1995ON THE UPPER BOUND OF SCHEDULING INSTRUCTIONS ON PIPELINED PROCESSORS WITH DELAYCHOU, HC; CHUNG, CP; 資訊科學與工程研究所; Institute of Computer Science and Engineering
1-三月-1995AN OPTIMAL INSTRUCTION SCHEDULER FOR SUPERSCALAR PROCESSORCHOU, HC; CHUNG, CP; 交大名義發表; 資訊科學與工程研究所; National Chiao Tung University; Institute of Computer Science and Engineering
1-四月-1994OPTIMAL MULTIPROCESSOR TASK-SCHEDULING USING DOMINANCE AND EQUIVALENCE-RELATIONSCHOU, HC; CHUNG, CP; 資訊科學與工程研究所; Institute of Computer Science and Engineering
1-七月-1993REACHING APPROXIMATE AGREEMENT ON HYPERCUBECHENG, RL; CHUNG, CP; 資訊科學與工程研究所; Institute of Computer Science and Engineering
顯示 1 到 11 筆資料，總共 11 筆