1. 目前位置：

瀏覽 的方式： 作者 Chan, Ching-Da

跳到： 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字：  
顯示 1 到 7 筆資料，總共 7 筆
公開日期標題作者
1-二月-2015All-Digital Synchronization for SC/OFDM Mode of IEEE 802.15.3c and IEEE 802.11adLiu, Wei-Chang; Wei, Ting-Chen; Huang, Ya-Shiue; Chan, Ching-Da; Jou, Shyh-Jye; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-十月-2013A Digital Golay-MPIC Time Domain Equalizer for SC/OFDM Dual-Modes at 60 GHz BandLiu, Wei-Chang; Yeh, Fu-Chun; Wei, Ting-Chen; Chan, Ching-Da; Jou, Shyh-Jye; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2016ERROR-RESILIENT SEQUENTIAL CELLS WITH SUCCESSIVE TIME BORROWING FOR STOCHASTIC COMPUTINGLiu, Wei-Chang; Chan, Ching-Da; Huang, Shuo-An; Lo, Chi-Wei; Yang, Chia-Hsiang; Jou, Shyh-Jye; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-一月-2014An IEEE 802.15.3c/802.11ad Compliant SC/OFDM Dual-Mode Baseband Receiver for 60 GHz BandLiu, Wei-Chang; Yeh, Fu-Chun; Wu, Chia-Yi; Wei, Ting-Chen; Huang, Ya-Shiue; Huang, Shen-Jui; Chan, Ching-Da; Jou, Shyh-Jye; Chen, Sau-Gee; 電機工程學系; Department of Electrical and Computer Engineering
1-一月-2013Power and Area Reduction in Multi-Stage Addition Using Operand SegmentationChan, Ching-Da; Liu, Wei-Chang; Yang, Chia-Hsiang; Jou, Shyh-Jye; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2013Power and Area Reduction in Multi-Stage Addition Using Operand SegmentationChan, Ching-Da; Liu, Wei-Chang; Yang, Chia-Hsiang; Jou, Shyh-Jye; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2013A SC/HSI Dual-Mode Baseband Receiver with Frequency-Domain Equalizer for IEEE 802.15.3cLiu, Wei-Chang; Yeh, Fu-Chun; Wei, Ting-Chen; Huang, Ya-Shiue; Liu, Tai-Yang; Huang, Shen-Jui; Chan, Ching-Da; Jou, Shyh-Jye; Chen, Sau-Gee; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
顯示 1 到 7 筆資料，總共 7 筆