瀏覽 的方式: 作者 Chung, YH

跳到: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字:  
顯示 1 到 8 筆資料,總共 8 筆
公開日期標題作者
1-五月-2002Anomalous variations of OFF-state leakage current in poly-Si TFT under static stressChang, KM; Chung, YH; Lin, GM; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-二月-2005Carrier capture and relaxation of self-assembled ZnTe/ZnSe quantum dots prepared under Volmer-Weber and Stranski-Krastanow growth modesLee, ME; Yeh, YC; Chung, YH; Wu, CL; Yang, CS; Chou, WC; Kuo, CT; Jang, DJ; 電子物理學系; Department of Electrophysics
1-四月-2002Characterization of the novel polysilicon TFT with a subgate coupling structureChang, KM; Chung, YH; Deng, CG; Chung, YF; Lin, JH; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-十月-2001Enhanced degradation in polycrystalline silicon thin-film transistors under dynamic hot-carrier stressChang, KM; Chung, YH; Lin, GM; Deng, CG; Lin, JH; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-四月-2002Hot carrier induced degradation in the low temperature processed polycrystalline silicon thin film transistors using the dynamic stressChang, KM; Chung, YH; Lin, GM; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-六月-2001A method to characterize n(+)-polysilicon/oxide interface traps in ultrathin oxidesChang, KM; Chung, YH; Lee, TC; Sun, YL; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-十月-2001A novel high-performance poly-silicon thin film transistor with a self-aligned thicker sub-gate oxide near the drain/source regionsChang, KM; Chung, YH; Lin, GM; Lin, JH; Deng, CG; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-十月-2001Thickness and stress polarity effects on the reliability of the low thermal budget polyoixdesChang, KM; Chung, YH; Chen, HY; Lee, TC; Sun, YL; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics