1. 目前位置：

瀏覽 的方式： 作者 Lu, Tsung-Che

跳到： 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字：  
顯示 1 到 7 筆資料，總共 7 筆
公開日期標題作者
2011A 0.5V 1KS/s 2.5nW 8.52-ENOB 6.8fJ/Conversion-Step SAR ADC for Biomedical ApplicationsLu, Tsung-Che; Van, Lan-Da; Lin, Chi-Sheng; Huang, Chun-Ming; 資訊工程學系; Department of Computer Science
1-一月-2016Cost-Effective and Variable-Channel FastICA Hardware Architecture and Implementation for EEG Signal ProcessingVan, Lan-Da; Huang, Po-Yen; Lu, Tsung-Che; 資訊工程學系; Department of Computer Science
1-一月-2018FPGA-Oriented Real-Time EMD-Based Breath Signal Processing System on ARM11 MPCore PlatformLu, Tsung-Che; Lin, Chien-Liang; Chen, Pei-Yu; Lan-Da Van; 資訊工程學系; Department of Computer Science
1-一月-2019HARDWARE-ORIENTED MEMORY-LIMITED ONLINE FASTICA ALGORITHM AND HARDWARE ARCHITECTURE FOR SIGNAL SEPARATIONVan, Lan-Da; Lu, Tsung-Che; Jung, Tzyy-Ping; Wang, Jo-Fu; 資訊工程學系; Department of Computer Science
1-一月-2014Implementation of a Human-Centric GUI for Next-Generation Intensive Care UnitLu, Tsung-Che; Hsu, Shang-Hwa; Tzeng, Sing-Jia; Chang, Che-Ming; Van, Lan-Da; 資訊工程學系; Department of Computer Science
1-一月-2014Multiple Stopping Criteria and High-Precision EMD Architecture Implementation for Hilbert-Huang TransformLu, Tsung-Che; Chen, Pei-Yu; Yeh, Shih-Wei; Van, Lan-Da; 資訊工程學系; Department of Computer Science
1-一月-2018Type-4 2-D Diagonal and Four-Fold Rotational Symmetry Digital Filter ArchitecturesVan, Lan-Da; Lu, Tsung-Che; Chen, Pei-Yu; Reddy, Hari C.; 資訊工程學系; Department of Computer Science
顯示 1 到 7 筆資料，總共 7 筆