學術出版;;Publications

Permanent URI for this communityhdl:11536/1

收集所有交通大學研究人員與學生個人或團體所發表之各項學術著作，涵蓋期刊論文、教師專書、學位論文等項。;;Collections of Publications of NCTU Researchers and Students Like Journal Papers and Thesis.

Browse

🏛️國立陽明交通大學機構典藏

Search Results

Now showing 1 - 3 of 3

COMPLETE TEST SET FOR MULTIPLE-VALUED LOGIC-NETWORKS
(1994)
WANG, HM
;
LEE, CL
;
CHEN, JE
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
ALGEBRAIC DIVISION FOR MULTILEVEL LOGIC SYNTHESIS OF MULTIVALUED LOGIC-CIRCUITS
(1994)
WANG, HM
;
LEE, CL
;
CHEN, JE
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
FAULT ANALYSIS ON (K+1)-VALUED PLA STRUCTURE LOGIC-CIRCUITS
(1993-06-01)
WANG, HM
;
LEE, CL
;
CHEN, JE
;
交大名義發表
;
電子物理學系
This paper presents a general form and a set of basic gates to implement (K+1)-valued PLA structure logic circuits. A complete fault analysis on the proposed circuit has been done and it is shown that all fanout stem faults can be collapsed to branch faults. A procedure for fault collapsing is derived. For any function implemented in the (K+1)-valued circuit, the number of remaining faults is smaller than that of the 2-valued circuit after the collapsing, where the value of K is dependent on the number of outputs and the assignment of the OR plane of the 2-valued logic circuit.