<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css">

學術出版;;Publications

Permanent URI for this communityhdl:11536/1

收集所有交通大學研究人員與學生個人或團體所發表之各項學術著作，涵蓋期刊論文、教師專書、學位論文等項。;;Collections of Publications of NCTU Researchers and Students Like Journal Papers and Thesis.

Browse

Filters

19971

Settings

🏛️國立陽明交通大學機構典藏

Author: search.filters.author.Chang, TFSubject: search.filters.subject.ashing

Search Results

Now showing 1 - 1 of 1
  • Thumbnail Image
    Item type:Item,
    The role of a resist during O-2 plasma ashing and its impact on the reliability evaluation of ultrathin gate oxides
    (1997-07-01)
    Chien, CH
    ;
    Chang, CY
    ;
    Lin, HC
    ;
    Chang, TF
    ;
    Hsien, SK
    Resists are regarded as protective layers for underlying devices during plasma ashing. In previous studies, resists were deliberately removed by a wet etching process prior to plasma exposure in an effort to achieve significant device degradation. In this paper we report that, contrary to conventional belief, devices with a resist overlayer actually suffer from more severe degradation than those without a resist covering. This resist-enhanced degradation effect, although not observed for devices with a thick gate oxide of 8 nm, becomes significant as the oxide thickness is scaled down below 6 nm. The most severe device degradation is found to be located at the center of the wafer and is found to increase with increasing antenna area ratio. Damage is also found to occur not during the overashing period, but primarily during the initial ashing stage when the resist is still on the electrodes. Using a combination of a simple equivalent capacitor circuit model and the self-adjustment behavior of potential between the wafer surface and substrate, good correlation with the experimental results is obtained.