學術出版;;Publications
Permanent URI for this communityhdl:11536/1
收集所有交通大學研究人員與學生個人或團體所發表之各項學術著作,涵蓋期刊論文、教師專書、學位論文等項。;;Collections of Publications of NCTU Researchers and Students Like Journal Papers and Thesis.
Browse
4 results
🏛️國立陽明交通大學機構典藏
Search Results
Item type:Item, An 82.9%-Efficiency Triple-Output Battery Management Unit for Implantable Neuron Stimulator in 180-nm Standard CMOS(2019-05-01) ;Liu, Chi-Wei ;Chen, Yi-Lun ;Liao, Pei-Chun ;Lin, Shiau-PinWang, Ting-WeiThis brief presents a high-efficiency battery management unit combining a single-inductor dual-output (SIDO) buck converter with two charge pumps (CPs) to provide three voltage levels (6 V, -6 V, and 2 V) for neuron stimulators in implantable medical devices. The stacked power stage in the buck converter mitigates the voltage stress issue in the power stage to manage 3.2-4.8 V battery voltage. By cascading a buck converter and CPs, the voltage across the CP power stage is reduced to generate 6 V and -6 V high voltage outputs without using high voltage devices. As a result, the proposed battery management could provide 6 V, -6 V, and 2 V output voltages from 3.2 to 4.8 V input voltage using a 180-nm standard CMOS process. The measurement results demonstrate that the proposed battery management achieved a peak efficiency of 82.9% with an available input voltage of 3.2-4.8 V.Item type:Item, A Single-Inductor Dual-Ouput (SIDO) DC-DC Converter for Implantable Medical Devices in 180nm Standard CMOS Process(2018-01-01) ;Liao, Pei-Chun ;Chen, Yi-Lun ;Chen, Po-Hung ;電子工程學系及電子研究所Department of Electronics Engineering and Institute of ElectronicsIn this paper, a single-inductor dual-output (SIDO) buck converter is developed for implantable medical devices. The stacked power stage with startup circuit is designed to avoid over-stress issue in 180nm CMOS process for 3.4 V to 5 V battery input. The converter provides two regulated outputs for the charge pump (V-OUT1 = 3 V) and the digital circuits (V-OUT2 = 2 V) with low cross regulation with pulse-skip modulation. An adaptive on-time (AOT) circuit adjusts on time dynamically based on the input voltage (V-IN) to obtain high conversion efficiency and low output voltage ripple under different V-IN. The measurement results demonstrates that the proposed converter achieves peak efficiency of 93.6% with an available input voltage of 3.4 V to 5 V.Item type:Item, Automatic Mode-Selected Energy Harvesting Interface With > 80% Power Efficiency Over 200 nW to 10 mW(2018-12-01) ;Chen, Po-Hung ;Cheng, Hao-Chung ;Ai, Yi-An ;Chung, Wang-Ting電子工程學系及電子研究所This paper proposes a dual-mode digital buck converter with an automatic mode-select feature in a 0.18-mu m CMOS for self-powered Internet-of-Things applications. The proposed converter combines the digital pulsewidth modulation and the proposed predetermined pulse-frequency modulation (PPFM) techniques to achieve both a high conversion efficiency and a wide output power range. The proposed PPFM technique calculates the appropriate OFF time of the power transistor in advance, eliminating the additional power budget requirement of the conventional zero-crossing detection circuit. From the results, it can be seen that the conversion efficiency improves by 21% under ultralight-load conditions. The available input voltage (V-IN) ranges from 0.55 to 1.8 V for a wide variety of energy harvesters, and the output voltage (V-OUT) ranges from 0.3 to 0.55 V to power the energy-efficient CMOS digital circuits. The proposed dual-mode digital buck converter achieves a maximum conversion efficiency of 90.5%, with an output power ranging from 25 nW to 10 mW. Owing to the proposed PPFM technique, the converter achieves a power conversion efficiency of more than 80%, with an output power of 200 nW to 10 mW.Item type:Item, A 50 nW-to-10 mW Output Power Tri-Mode Digital Buck Converter With Self-Tracking Zero Current Detection for Photovoltaic Energy Harvesting(2016-02) ;Chen, Po-Hung ;Wu, Chung-Shiang ;Lin, Kai-Chun ;交大名義發表National Chiao Tung UniversityThis paper presents a tri-mode digital buck converter in 0.18-mu m CMOS technology for photovoltaic energy harvesting. The on-chip gate-boosted digital pulsewidth modulation (DPWM) improves the conversion efficiency at heavy load conditions. Pulse-frequency modulation (PFM) along with digital self-tracking zero current detection is proposed to avoid reverse current at light load. The asynchronous mode (AM) operation further reduces the controller loss and improves the conversion efficiency at ultra-light load conditions. By applying DPWM, PFM, and AM at different load conditions, the proposed converter provides a maximum conversion efficiency of 92% with output power ranging from 50 nW to 10 mW. In addition, the proposed buck converter achieves more than 70% efficiency from 400 nW to 10 mW output power.