學術出版;;Publications

Permanent URI for this communityhdl:11536/1

收集所有交通大學研究人員與學生個人或團體所發表之各項學術著作，涵蓋期刊論文、教師專書、學位論文等項。;;Collections of Publications of NCTU Researchers and Students Like Journal Papers and Thesis.

Browse

🏛️國立陽明交通大學機構典藏

Search Results

Now showing 1 - 10 of 11

A 2V 2GHz BJT variable-frequency oscillator
(1997)
Chen, WZ
;
Wu, JT
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
An LC-tuned negative-resistance variable-frequency oscillator (VFO) is described. Frequency tuning is accomplished by using a variable impedance converter to simulate the varactor function. Implemented in a 0.8 mu m 12 GHz f(T) BiCMOS technology, the VFO has a tuning range from 1.55 GHz to 2.02 GHz, while consuming 15 mA from a -2 V supply.
Symmetric 3D passive components for RF ICs application
(2003)
Chen, WZ
;
Chen, WH
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
This paper proposes novel 3-D symmetric RF passive components, including inductors, transformers, and baluns. Layout areas of these components are drastically reduced by means of stacked structure while the symmetry of input and output ports is also maintained. The area saving of 3-D inductor is up 70 %. The 1:1 transformer shows less than 0.1 % inductance mismatch in a 18 GHz range, and K is up to 0.87 at 17 GHz. The 3-D balun manifests less than 0.8 dB gain mismatch from 5.25GHz to 6GHz and phase error is about 4degrees at 5.25 GHz according to measurement results. All the components are fabricated in a 0.18 mum standard CMOS process.
Symmetric 3D passive components for RE ICs application
(2003)
Chen, WZ
;
Chen, WH
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
This paper proposes novel 3-D symmetric RF passive components, including inductors, transformers, and baluns. Layout areas of these components are drastically reduced by means of stacked structure while the symmetry of input and output ports is also maintained. The area saving of 3-D inductor is up 70 %. The 1:1 transformer shows less than 0.1 % inductance mismatch in a 18 GHz range, and K is up to 0.87 at 17 GHz. The 3-D balun manifests less than 0.8 dB gain mismatch from 5.25GHz to 6GHz and phase error is about 4degrees at 5.25 GHz according to measurement results. All the components are fabricated in a 0.18 mum standard CMOS process.
10 GHz quadrature-phase voltage controlled oscillator and prescaler
(2003)
Chen, WZ
;
Kuo, CL
;
Liu, CC
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
In this paper, a 10 GHz quadrature phase LC-VCO with a novel ring-array based injection-locked prescaler are presented. Fabricated in a 0.18 mum digital CMOS process, output frequency of VCO ranges from 10.03-9.35 GHz, and the prescaler performs divide-by 8 operation with locking range of 1 GHz. The measured phase noise from a 9.395 GHz carrier is -120 dBc/Hz at 5 MHz offset. Operating under a single 1.8 V supply, the VCO and prescaler respectively consume 21.6 mW and 12.6 mW only. Chip size are 1682.8 mum x 647.8 mum.
A 2.5Gbps serial-link data transceiver in a 0.35 mu m digital CMOS technology
(2004)
Chen, WZ
;
Weng, MC
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
This paper presents the design of a single chip serial link data transceiver. Incorporating with 8 to 1 multiplexer and 1 to 8 demultiplexer, the transceiving data rate ranges from 640 Mbps to 2.56 Gbps. In the transmitter side, a novel precharged type multiplexer is proposed to minimize deterministic jitter. In the receiver side, an over-sampling data recovery loop utilizing mixed-signal phase picking scheme is adopted for data resynchronization and demultiplexing. A novel phase interpolator with resistive averaging technique is proposed to generate uniformly distributed sampling phases over wide frequency range, so as to improve bit error rate performance. For data packet size less than 1000 bytes, the tolerated frequency offset between transmitter and receiver is about 1.3% by a built in elastic buffer. The measured data jitter at the transmitter side after multiplexing is 5.8 ps (rms), and is 43.3 ps (rms) at the receiver side after demultiplexing. The measured bit error rate for 2.5 Gbps data receiving is about 10(-10). Fabricated in a 0.35mum digital CMOS process, this chip occupies 2.9 mm x 2.4 mm. The total power consumption is 280 mW under 2V supply.
A parallel multi-pattern PRBS generator and BER tester for 40(+) Gbps Serdes applications
(2004)
Chen, WZ
;
Huang, GS
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
This paper presents the design of a programmable PRBS generator and a BER tester according to CCITT recommendations. Implemented in a parallel feedback configuration, this IC features PRBS generation of the sequences of length 2(7)-1, 2(10)-1, 2(15)-1, 2(23)-1,and 2(31)-l b for up to 40+Gbps serdes applications with 1:16 multiplexing and demultpilexing. The mark densities of 1/2, 1/4 and 1/8 for each of the patterns are also selectable. This IC could be used as a low cost substitute for more expensive bit error rate test system. Implemented in a 0.18 mum CMOS process, the total power dissipation is 141mW.
A 1.8 V, 10 Gbps fully integrated CMOS optical receiver analog front end
(2004)
Chen, WZ
;
Cheng, YL
;
Lin, DS
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
A fully integrated 10 Gbps optical receiver analog front-end, includes a trans-impedance amplifier (TIA) and a limiting amplifier (LA), is fabricated using a 0.18 mum CMOS technology. The receiver front-end provides a conversion gain up to 85 dBOmega and -3 dB bandwidth of 7.6 GHz. The sensitivity of the optical receiver is - 13 dBm at a bit-error rate of 10(-12) with 2(31)-1 pseudo-random bits. 3-D symmetric transformers are utilized in the AFE design for bandwidth enhancement.
A 10-Gb/s laser diode driver in 0.35 mu m BiCMOS technology
(2005)
Wang, TY
;
Chen, WZ
;
Tsai, CM
;
Huang, LR
;
Li, DU
This paper describes the design of a 10Gb/s laser diode (LD) driver in a 0.35 mu m SiGe BiCMOS technology. The LD driver delivers a biased current up to 60 mA, and a modulation current ranges from 40 mA to 100 mA. High speed operation as well as high current driving capability are achieved by means of push-pull current switching scheme. In addition, negative Miller capacitor compensation technique is adopted to enhance the signal bandwidth. The output swing of the predriver is dynamically adjustable to compromise between operating speed and overshoot. Both the modulation and biased currents are derived from a bandgap reference source. The measured rise/fall time is 47ps, and timing jitter is 22.2ps(p-p). The eye diagrams meet the specifications defined by SONET OC-192 and 10G Ethernet eye mask. Operating under 3.3V/7V supply, the total power consumption is 1.38W. Chip size is 1430 x 940 mu m(2).
A 5-GHz direct-conversion receiver with I/Q phase and gain error calibration
(2005)
Chen, WZ
;
Lee, TL
;
Lu, TY
;
電機學院
;
College of Electrical and Computer Engineering
This paper describes the design of a 5GHz direct conversion receiver with phase and gain errors calibration for WLAN application. Integrated both LNA and mixer in a single chip, the conversion gain of the RF receiver is switch-able to compromise between linearity and noise performance. In addition, calibration schemes are proposed to compensate gain and phase errors in the I/Q signal paths. By means of this technique, the measured phase error is reduced to be less than 0.6 degrees and gain error less than 0.2 dB. The receiver provides a conversion gain of 28.2 dB in the high gain mode and 11.6 dB in the low gain mode within the signal bandwidth. The overall noise figure is 6.4dB in the high gain mode, and the third-order input intercept point (IIP3) is about -6.8dBm in the low gain mode. Implemented in a 0.18-mu m CMOS technology, it consumes 37.4 mW from a 1.8 V supply. Chip area is 1.64 mm(2).
1.8 V, variable gain transimpedance amplifiers with constant damping factor for burst-mode optical receiver
(2005)
Chen, WZ
;
Gan, RM
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
This paper presents the design of high sensitivity and wide dynamic range transimpedance amplifiers for burst mode optical receiver. To achieve low noise and wide bandwidth design goals, both Butterworth and Bessel type TIAs are investigated, characterized, and the design techniques for noise optimization are proposed. The conversion gain of TIA is tunable with constant damping factor for wide dynamic range applications. Implemented in a 0.18 mu m CMOS technologies, the TIAs provide 66 dB Omega in the high gain mode, 57 dB Omega in the low gain mode, and are capable of operating up to 4.5 Gbps. The measured sensitivity is up to -23.3dBm with 17 dB dynamic range at BER less than 10(-12). Operating under a 1.8 V supply, the power dissipations for Butterworth and Bessel type TIA are about 37.8 mW and 43.2 mW respectively Chip size is 510 mu m x 520 mu m.

學術出版;;Publications

Browse

Filters

Settings

Sort By

Results per page

🏛️國立陽明交通大學機構典藏

Search Results