<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

學術出版;;Publications

Permanent URI for this communityhdl:11536/1

收集所有交通大學研究人員與學生個人或團體所發表之各項學術著作,涵蓋期刊論文、教師專書、學位論文等項。;;Collections of Publications of NCTU Researchers and Students Like Journal Papers and Thesis.

Browse

Search Results

Now showing 1 - 1 of 1
  • Item type:Item,
    Design and anaylsis of a 2.5-Gbps optical receiver analog front-end in a 0.35-mu m digital CMOS technology
    (2006-05-01)
    Chen, WZ
    ;
    Lu, CH
    ;
    電子工程學系及電子研究所
    ;
    Innovative Packaging Research Center
    ;
    Department of Electronics Engineering and Institute of Electronics
    This paper presents the design of an optical receiver analog front-end circuit capable of operating at 2.5 Gbit/s. Fabricated in a low-cost 0.35-mu m digital CMOS process, this integrated circuit integrates both transimpedance amplifier and post limiting amplifier on a single chip. In order to facilitate high-speed operations in a low-cost CMOS technology, the receiver front-end has been designed utilizing several enhanced bandwidth techniques, including inductive peaking and current injection. Moreover, a power optimization methodology for a multistage wide band amplifier has been proposed. The measured input-referred noise of the optical receiver is about 0.8 mu A(rms). The input sensitivity of the receiver front-end is 16 mu A for 2.5-Gbps operation with bit-error rate less than 10(-12), and the output swing is about 250 mV (single-ended). The front-end circuit drains a total current of 33 mA from a 3-V supply. Chip size is 1650 mu m x 1500 mu m.