<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css">

學術出版;;Publications

Permanent URI for this communityhdl:11536/1

收集所有交通大學研究人員與學生個人或團體所發表之各項學術著作，涵蓋期刊論文、教師專書、學位論文等項。;;Collections of Publications of NCTU Researchers and Students Like Journal Papers and Thesis.

Browse

🏛️國立陽明交通大學機構典藏

Author: search.filters.author.Lin, Yi-BingSubject: search.filters.subject.P4

Search Results

Now showing 1 - 6 of 6
  • Thumbnail Image
    Item type:Item,
    Design and Implementation of TCP-Friendly Meters in P4 Switches
    (2020-08-01)
    Wang, Shie-Yuan
    ;
    Hu, Hsien-Wen
    ;
    Lin, Yi-Bing
    ;
    資訊工程學系
    ;
    Department of Computer Science
    Metering the traffic of a flow and dropping the portion of traffic that exceeds the target rate set by the meter is very important to provide quality of service (QoS) in a network. Most existing switches on the market provide the meter function. Although these meters regulate the traffic of a UDP flow very well, according to our tests, they are not TCP-friendly. For example, we found that a TCP flow passing the meter of a commercial switch can only achieve about 10% of the target rate. Based on our studies, we found that this poor performance is due to the bad interactions between the TCP congestion control and the meter function. In this paper, we design and implement a TCP-friendly meter in the packet processing pipelines of a P4 switch. Experimental results show that our meter regulates a TCP flow very well and can maintain its achieved rate within 5% of the target rate. Compared with the meters in several hardware switches, our meter improves the achieved rate of a TCP flow by almost 85% of the target rate.
  • Thumbnail Image
    Item type:Item,
    Aggregating and disaggregating packets with various sizes of payload in P4 switches at 100 Gbps line rate
    (2020-09-01)
    Wang, Shie-Yuan
    ;
    Li, Jun-Yi
    ;
    Lin, Yi-Bing
    ;
    資訊工程學系
    ;
    Department of Computer Science
    Aggregating multiple small packets into a large packet provides many advantages. For example, multiple small packets can share a single copy of common Ethernet/IP/UDP headers to reduce the percentage of network bandwidth spent on transmitting headers. In the past, packet aggregation and disaggregation were done by a server CPU or a switch CPU, resulting in low throughputs. In this paper, we design and implement packet aggregation and disaggregation functions in the packet processing pipelines of P4 switches. Our novel designs allow packets with various sizes of payload to be aggregated and disaggregated purely in the data plane of a P4 switch. Experimental results show that the achieved throughputs of our aggregation and disaggregation methods can reach 100 Gbps, which is the line rate of the used P4 switch.
  • Thumbnail Image
    Item type:Item,
    SDN Soft Computing Application for Detecting Heavy Hitters
    (2019-10-01)
    Lin, Yi-Bing
    ;
    Huang, Ching-Chun
    ;
    Tsai, Shi-Chun
    ;
    資訊工程學系
    ;
    Department of Computer Science
    To avoid distributed denial-of-service (DDoS) attacks or real-time transmission control protocol (TCP) incast in the software-defined networking (SDN) environment, the HashPipe algorithm was developed following the space-saving approach. Unfortunately, HashPipe implemented in the behavioral model (bmv2) cannot be directly executed at a real programming protocol-independent packet processor (P4) switch due to P4 pipeline limitation. Based on the Banzai machine model, this paper shows how to smartly utilize the Banzai atoms to develop HashPipe as a soft computing application in a real P4 switch. Then we propose an enhanced HashPipe algorithm that significantly improves the accuracy of the original HashPipe. The proposed heavy hitter detection is executed at the line-rate of the Tofino P4 switch with the highest process rate in the world.
  • Thumbnail Image
    Item type:Item,
    High-speed data-plane packet aggregation and disaggregation by P4 switches
    (2019-09-15)
    Wang, Shie-Yuan
    ;
    Wu, Chia-Ming
    ;
    Lin, Yi-Bing
    ;
    Huang, Ching-Chun
    ;
    資訊工程學系
    In this paper, we propose novel approaches that utilize the header manipulations of the P4 (Programming Protocol-Independent Packet Processor) switches to aggregate small IoT packets into a large one, transmit it over a network, and then disaggregate it back to the original small packets, all in the data plane of the hardware P4 switch to provide high throughputs. Packet aggregation and disaggregation provide many important benefits and have been proposed and performed in the past. However, most existing approaches perform packet aggregation and disaggregation in the control plane either by the switch CPU or by the server CPU, resulting in low throughputs. Our work is the first work that designs and implements packet aggregation and disaggregation purely in the pipelines of the switching ASIC. In this paper, we present the design and implementation of our approaches, their measured throughputs, and the insights that we have obtained from this pioneering work.
  • Thumbnail Image
    Item type:Item,
    Enhancing 5G/IoT Transport Security Through Content Permutation
    (2019-01-01)
    Lin, Yi-Bing
    ;
    Huang, Tse-Jui
    ;
    Tsai, Shi-Chun
    ;
    資訊工程學系
    ;
    Department of Computer Science
    Internet of Things (IoT) or massive machine-type communications (mMTCs) is one of the essential aspects addressed by 5G mobile telecommunications. Some 5G core networks will be deployed with software-defined networking (SDN) where security is an important issue. The overhead of offering security in 5G is high, which is typically incurred in encoding and decoding. This paper proposes the enhanced content permutation algorithm (eCPA) that can effectively implement secret permutation in a 5G/IoT transport network with the P4 SDN switches to protect the 5G packets (especially for IoT). The encoding/decoding speed, including packet routing, can be up to 6.4 Tb/s, which is the fastest in the world.
  • Thumbnail Image
    Item type:Item,
    The SDN Approach for the Aggregation/Disaggregation of Sensor Data
    (2018-07-01)
    Lin, Yi-Bing
    ;
    Wang, Shie-Yuan
    ;
    Huang, Ching-Chun
    ;
    Wu, Chia-Ming
    ;
    資訊工程學系
    In many Internet of Things (IoT) applications, large numbers of small sensor data are delivered in the network, which may cause heavy traffics. To reduce the number of messages delivered from the sensor devices to the IoT server, a promising approach is to aggregate several small IoT messages into a large packet before they are delivered through the network. When the packets arrive at the destination, they are disaggregated into the original IoT messages. In the existing solutions, packet aggregation/disaggregation is performed by software at the server, which results in long delays and low throughputs. To resolve the above issue, this paper utilizes the programmable Software Defined Networking (SDN) switch to program quick packet aggregation and disaggregation. Specifically, we consider the Programming Protocol-Independent Packet Processor (P4) technology. We design and develop novel P4 programs for aggregation and disaggregation in commercial P4 switches. Our study indicates that packet aggregation can be achieved in a P4 switch with its line rate (without extra packet processing cost). On the other hand, to disaggregate a packet that combines N IoT messages, the processing time is about the same as processing N individual IoT messages. Our implementation conducts IoT message aggregation at the highest bit rate (100 Gbps) that has not been found in the literature. We further propose to provide a small buffer in the P4 switch to significantly reduce the processing power for disaggregating a packet.