<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

學術出版;;Publications

Permanent URI for this communityhdl:11536/1

收集所有交通大學研究人員與學生個人或團體所發表之各項學術著作,涵蓋期刊論文、教師專書、學位論文等項。;;Collections of Publications of NCTU Researchers and Students Like Journal Papers and Thesis.

Browse

🏛️國立陽明交通大學機構典藏

Search Results

Now showing 1 - 10 of 18
  • Item type:Item,
    Photon-Detection-Probability Simulation Method for CMOS Single-Photon Avalanche Diodes
    (2020-01-01)
    Hsieh, Chin-An
    ;
    Tsai, Chia-Ming
    ;
    Tsui, Bing-Yue
    ;
    Hsiao, Bo-Jen
    ;
    Lin, Sheng-Di
    Single-photon avalanche diodes (SPADs) in complementary metal-oxide-semiconductor (CMOS) technology have excellent timing resolution and are capable to detect single photons. The most important indicator for its sensitivity, photon-detection probability (PDP), defines the probability of a successful detection for a single incident photon. To optimize PDP is a cost- and time-consuming task due to the complicated and expensive CMOS process. In this work, we have developed a simulation procedure to predict the PDP without any fitting parameter. With the given process parameters, our method combines the process, the electrical, and the optical simulations in commercially available software and the calculation of breakdown trigger probability. The simulation results have been compared with the experimental data conducted in an 800-nm CMOS technology and obtained a good consistence at the wavelength longer than 600 nm. The possible reasons for the disagreement at the short wavelength have been discussed. Our work provides an effective way to optimize the PDP of a SPAD prior to its fabrication.
  • Item type:Item,
    Anti-interference single-photon LiDAR using stochastic pulse position modulation
    (2020-01-15)
    Tsai, Chia-Ming
    ;
    Liu, Yung-Chien
    ;
    電子工程學系及電子研究所
    ;
    Department of Electronics Engineering and Institute of Electronics
    This Letter introduces an anti-interference single-photon light detection and ranging (LiDAR) system with photon-driven stochastic pulse position modulation. A photon arrival sequence with a programmable minimum interval time and trigger rate was proposed to trigger laser pulses, thus providing true nature-based randomness in modulation which is beneficial for achieving bet ter anti-interference capability. In the proposed LiDAR system, two complementary metal-oxide-semiconductor single-photon avalanche diodes (SPADs) are used as an optical receiver and to generate a random trigger pattern of a pulsed laser. To prevent the range ambiguity problem, an interval-time filter capable of controlling the minimum interval time is integrated into the LiDAR system. A trigger rate controller capable of adaptively controlling the driving voltage of a light-emitting diode coupled with the SPAD responsible for the generation of the random trigger sequence is also integrated for achieving a precise control of trigger rate. Finally, a proof-ofconcept demonstration was provided through experiments, and the obtained results were consistent with theoretical predictions. At an effective trigger rate of 800 kHz,, an excellent suppression ratio of 56.2 dB has been achieved in the presence of a 1 MHz periodic interference. (C) 2020 Optical Society of America
  • Item type:Item,
    Time-of-Flight Estimation for Single-Photon LIDARs
    (2016-01-01)
    Sang, Tzu-Hsien
    ;
    Tsai, Chia-Ming
    ;
    電子工程學系及電子研究所
    ;
    Department of Electronics Engineering and Institute of Electronics
    Light detection and ranging (LIDAR) technologies have been in spot light for some time due to its tremendous potential of enabling applications such as advanced driver assistance systems (ADAS), virtual reality (VR), and localization in wireless networks, etc. Single-photon avalanche diode (SPAD) is a very attractive choice as light detectors in LIDAR due to its high sensitivity. Meanwhile successful signal detection in SPAD needs to overcome issues such as noise due to background illuminance and detection reliability. In this paper, a SPAD-based LIDAR system is planned, a probabilistic model of light detection with SPAD is built, and a near Maximum Likelihood (ML) algorithm is developed to estimate the time-of-flight. Simulations using measured light-pulse power profiles demonstrate that the near ML approach outperforms popular range-finding algorithms. The probabilistic formulation also opens the door of developing machine-learning algorithms for LIDARs to operate in drastically varying environments.
  • Item type:Item,
    Time-Correlated Crosstalk Measurements between CMOS Single-Photon Avalanche Diodes
    (2018-01-01)
    Wu, Dai-Rong
    ;
    Tsai, Chia-Ming
    ;
    Lin, Sheng-Di
    ;
    電子工程學系及電子研究所
    ;
    Department of Electronics Engineering and Institute of Electronics
    We investigate time-resolved crosstalk probability between single-photon avalanche diodes in CMOS technology. The time-correlated crosstalk measurements reveal an unusual double-peak feature. This behavior becomes more significant at higher excess bias voltages and shorter device-to-device distance and its physical reason will be discussed.
  • Item type:Item,
    Challenges and Opportunities toward Online Training Acceleration using RRAM-based Hardware Neural Network
    (2017-01-01)
    Chang, Chih-Cheng
    ;
    Liu, Jen-Chieh
    ;
    Shen, Yu-Lin
    ;
    Chou, Teyuh
    ;
    Chen, Pin-Chun
    This paper highlights the feasible routes of using resistive memory (RRAM) for accelerating online training of deep neural networks (DNNs). A high degree of asymmetric nonlinearity in analog RRAMs could be tolerated when weight update algorithms are optimized with reduced training noise. Hybrid-weight Net (HW-Net), a modified multilayer perceptron (MLP) algorithm that utilizes hybrid internal analog and external binary weights is also proposed. Highly accurate online training could be realized using simple binary RRAMs that have already been widely developed as digital memory.
  • Item type:Item,
    A 3-GHz, 22-ps/dec Dynamic Comparator using Negative Resistance Combined with Input Pair
    (2010-01-01)
    Chen, Bo-Wei
    ;
    Wang, Jen-Peng
    ;
    Tsai, Chia-Ming
    ;
    電子工程學系及電子研究所
    ;
    Department of Electronics Engineering and Institute of Electronics
    A high speed, low delay/log(Delta Vin) dynamic comparator using negative resistance combined with input differential pair is proposed and designed in TSMC 90nm CMOS process technology. The delay/log(Delta Vin) of the comparator is 22ps/dec and consumes 213 mu W at 3GHz clock rate and 1.2V supply. The standard deviation of the comparator input refer offset is 25mV.
  • Item type:Item,
    Mitigating Asymmetric Nonlinear Weight Update Effects in Hardware Neural Network Based on Analog Resistive Synapse
    (2018-03-01)
    Chang, Chih-Cheng
    ;
    Chen, Pin-Chun
    ;
    Chou, Teyuh
    ;
    Wang, I-Ting
    ;
    Hudec, Boris
    Asymmetric nonlinear weight update is considered as one of the major obstacles for realizing hardware neural networks based on analog resistive synapses, because it significantly compromises the online training capability. This paper provides new solutions to this critical issue through co-optimization with the hardware-applicable deep-learning algorithms. New insights on engineering activation functions and a threshold weight update scheme effectively suppress the undesirable training noise induced by inaccurate weight update. We successfully trained a two-layer perceptron network online and improved the classification accuracy of MNIST handwritten digit data set to 87.8%/94.8% by using 6-/8-b analog synapses, respectively, with extremely high asymmetric nonlinearity.
  • Item type:Item,
    Crosstalk Between Single-Photon Avalanche Diodes in a 0.18-mu m High-Voltage CMOS Process
    (2018-02-01)
    Wu, Dai-Rong
    ;
    Tsai, Chia-Ming
    ;
    Huang, Yi-Hsiang
    ;
    Lin, Sheng-Di
    ;
    電子工程學系及電子研究所
    Crosstalk between single-photon avalanche diodes (SPADs) fabricated by the standard CMOS process is extensively investigated. The dependence of device structure, device-to-device distance, and bias voltage on crosstalk has been experimentally studied. Our work reveals that direct-path optical crosstalk dominates in these CMOS SPADs, which is also confirmed with the first time-correlated crosstalk measurement. This work is valuable for SPAD array design and optimization in CMOS technology.
  • Item type:Item,
    A COMPARATIVE STUDY ON ATTENTION-BASED RATE ADAPTATION FOR SCALABLE VIDEO CODING
    (2009)
    Tsai, Chia-Ming
    ;
    Lin, Chia-Wen
    ;
    Lin, Weisi
    ;
    Peng, Wen-Hsiao
    ;
    資訊工程學系
    We conduct subjective tests to evaluate the performance of scalable video coding with different spatial-domain bit-allocation methods, visual attention models, and motion feature extractors in the literature. For spatial-domain bit allocation, we use the selective enhancement and quality layer assignment methods. For characterizing visual attention, we use the motion attention model and perceptual quality significant map. For motion features, we adopt motion vectors from hierarchical B-picture coding and optical flow. Experimental results show that a more accurate visual attention model leads to better perceptual quality. In cooperation with a visual attention model, the selective enhancement method, compared to the quality layer assignment, achieves better subjective quality when an ROI has enough bit allocation and its texture is not complex. The quality layer assignment method is suitable for region-wise quality enhancement due to its frame-based allocation nature.
  • Item type:Item,
    A 13.5Gb/s 20.5dB Adaptive Equalizer With Simplified Overshoot Control in 65nm CMOS
    (2014)
    You, Sheng-Kai
    ;
    Wei, Wey-Tin
    ;
    Tsai, Chia-Ming
    ;
    Sang, Tzu-Hsien
    ;
    電子工程學系及電子研究所
    This paper presents a simplified overshoot control technique suitable for equalization of NRZ data pattern. Compared to conventional design, the generation of overshoot reference voltage is greatly simplified by using a top holder with swing-dependent built-in offset. Fabricated in a 65nm CMOS technology, the adaptive equalizer is capable of running at 13.5Gb/s over a 20-inch FR4 trace with a loss of 20.5dB at 6.75GHz while consuming 17mW from a 1.2V supply.