<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css">

學術出版;;Publications

Permanent URI for this communityhdl:11536/1

收集所有交通大學研究人員與學生個人或團體所發表之各項學術著作，涵蓋期刊論文、教師專書、學位論文等項。;;Collections of Publications of NCTU Researchers and Students Like Journal Papers and Thesis.

Browse

🏛️國立陽明交通大學機構典藏

Author: search.filters.author.Wang, YLSubject: search.filters.subject.device reliability

Search Results

Now showing 1 - 2 of 2
  • Thumbnail Image
    Item type:Item,
    Integration of modified plasma-enhanced chemical vapor deposited tetraethoxysilane intermetal dielectric and chemical-mechanical polishing processes for 0.35 mu m IC device reliability improvement
    (1997-09-01)
    Wang, YL
    ;
    Tseng, WT
    ;
    Feng, MS
    ;
    材料科學與工程學系
    ;
    電子工程學系及電子研究所
    The process of interlevel dielectrics (ILD) between poly-Si and metal is critical to device characteristics and reliability. Also, the shrinking design rules demand greater hot carrier reliability, which is strongly influenced by the ILD process. In this paper we describe a process for improving the reliability of 0.35 mu m devices by using modified plasma-enhanced chemical vapor deposited tetraethoxysilane (PECVD-TEOS) N2O-rich or O-2-rich ILD films which contain less hydrogen concentration and excellent moisture resistance, and less mobile ion penetration after chemical-mechanical polishing (CMP), relative to standard PE-TEOS oxides. The hot carrier lifetime and the held isolation device threshold voltage are monitored and compared between devices with ILD layers based on different combinations of subatomespheric O-3-TEOS borophosphorus silicate glass (BPSG), standard PE-TEOS, O-2-rich and N2O-rich oxides. The material characteristics contributing to the reduction in post-CMP mobile ion levels and the improvement in device reliability will be discussed.
  • Thumbnail Image
    Item type:Item,
    Integration of modified plasma-enhanced chemical vapor deposited tetraethoxysilane intermetal dielectric and chemical-mechanical polishing processes for 0.35 mu m IC device reliability improvement
    (1997-09-01)
    Wang, YL
    ;
    Tseng, WT
    ;
    Feng, MS
    ;
    材料科學與工程學系
    ;
    電子工程學系及電子研究所
    The process of interlevel dielectrics (ILD) between poly-Si and metal is critical to device characteristics and reliability. Also, the shrinking design rules demand greater hot carrier reliability, which is strongly influenced by the ILD process. In this paper we describe a process for improving the reliability of 0.35 mu m devices by using modified plasma-enhanced chemical vapor deposited tetraethoxysilane (PECVD-TEOS) N2O-rich or O-2-rich ILD films which contain less hydrogen concentration and excellent moisture resistance, and less mobile ion penetration after chemical-mechanical polishing (CMP), relative to standard PE-TEOS oxides. The hot carrier lifetime and the held isolation device threshold voltage are monitored and compared between devices with ILD layers based on different combinations of subatomespheric O-3-TEOS borophosphorus silicate glass (BPSG), standard PE-TEOS, O-2-rich and N2O-rich oxides. The material characteristics contributing to the reduction in post-CMP mobile ion levels and the improvement in device reliability will be discussed.