學術出版;;Publications
Permanent URI for this communityhdl:11536/1
收集所有交通大學研究人員與學生個人或團體所發表之各項學術著作,涵蓋期刊論文、教師專書、學位論文等項。;;Collections of Publications of NCTU Researchers and Students Like Journal Papers and Thesis.
Browse
4 results
Search Results
Item type:Item, Enhancement of cell growth on honeycomb-structured polylactide surface using atmospheric-pressure plasma jet modification(2017-02-01) ;Cheng, Kuang-Yao ;Chang, Chia-Hsing ;Yang, Yi-Wei ;Liao, Guo-ChunLiu, Chih-TungIn this paper, we compare the cell growth results of NIH-3T3 and Neuro-2A cells over 72 h on flat and honeycomb structured PLA films without and with a two-step atmospheric-pressure nitrogen-based plasma jet treatment. We developed a fabrication system used for forming of a uniform honeycomb structure on PLA surface, which can produce two different pore sizes, 3-4 mu m and 7-8 mu m, of honeycomb pattern. We applied a previously developed nitrogen-based atmospheric-pressure dielectric barrier discharge (DBD) jet system to treat the PLA film without and with honeycomb structure. NIH-3T3 and a much smaller Neuro-2A cells were cultivated on the films under various surface conditions. The results show that the two-step plasma treatment in combination with a honeycomb structure can enhance cell growth on PLA film, should the cell size be not too smaller than the pore size of honeycomb structure, e.g., NIH-3T3. Otherwise, cell growth would be better on flat PLA film, e.g., Neuro-2A. (C) 2016 Elsevier B.V. All rights reserved.Item type:Item, An Optimized Two-Step Nitrogen-Based Plasma Treatment Procedure under Atmospheric-Pressure Condition and its Surface Amination Mechanism(2015-07-01) ;Yang, Yi-Wei ;Wu, Jane-Yii ;Liu, Chih-Tung ;Liao, Guo-ChunCheng, Kuang-YaoAtmospheric pressure nitrogen-based dielectric barrier discharge (DBD) jet with two-step plasma treatment procedure has been verified to be very effective in facilitating nitrogen-containing group incorporation on Polylactide (PLA) surface. It includes: 1) pretreatment plasma treatment by a nitrogen discharge with a trace amount of oxygen, and 2) ammonia plasma treatment by a nitrogen discharge with a small amount of ammonia. In this study, the optimized operation condition of two-step plasma procedure is investigated under different concentrations of added gases (0-1% oxygen; 0-10% ammonia). XPS analysis shows that approximate to 0.19 of N/C ratio can be achieved by means of the optimized two-step plasma procedures. Furthermore, a surface amination mechanism is proposed based on the observations of Optical Emission Spectra (OES), Atomic Force Microscope (AFM), and X-ray Photoelectron Spectra (XPS) analyses.Item type:Item, 超大型積體電路設計與計算機自動輔助設計---子計畫五:針對面積、功率及可測試性考慮之 邏輯合成系統研究(1994) ;沈文仁國立交通大學電子工程研究所由於特殊應用積體電路的發展,邏輯設計的 規格隨著應用的不同而有相當程度的差異.在 這種趨勢下,邏輯合成的階段也必須能依需求 的不同來提供不同的解決方案.在本年度計畫 中,我們將探討在不同設計需求,如低消耗功率 、高可測度等要求時,邏輯合成所面臨的問題 及其解決方法.本計畫共包含四個部分.在第一 個子題中,我們將分別從電路的不同層面(邏輯 閘輸入的排列順序、邏輯閘的組合、電路的架 構組合等)來探討功率消耗和電路架構間的關 係.藉此研究,希望能經由多方面的努力達到降 低消耗功率的目標.在本計畫的第二個子題中, 我們將研究完全可測試之串接式序向電路的邏 輯合成.當兩個完全可測試的序向電路串接在 一起時,由於彼此間的配合度不夠,因此,兩者串 接後很可能會含有無法測試的故障.為了避免 這種情形,在進行邏輯合成時,所合成的電路必 須滿足一些條件.本子題之目的即是要發展一 套程序,讓使用者能有效率的設計出完全可測 的串接式序向邏輯電路.在本計畫的第三個子 題中,我們將研究提出一個適用於多階邏輯合 成的函數代入運算.和一般代入運算不同的地 方在於,函數代入運算是以每個節點所包含的 內容,而非以其表示式來進行代入運算.利用這 個函數代入運算將可簡化較為複雜的多階邏輯 電路.在本計畫的第四個子題中,我們將針對可 程式邏輯陣列之中斷故障的可測試性邏輯合成 進行研究,期望經由特殊的邏輯合成方式來降 低中斷故障的測試成本.本計畫中所有程式將 在SUN工作站的UNIX系統下以C語言完成.Item type:Item, FAULT ANALYSIS ON (K+1)-VALUED PLA STRUCTURE LOGIC-CIRCUITS(1993-06-01) ;WANG, HM ;LEE, CL ;CHEN, JE ;交大名義發表電子物理學系This paper presents a general form and a set of basic gates to implement (K+1)-valued PLA structure logic circuits. A complete fault analysis on the proposed circuit has been done and it is shown that all fanout stem faults can be collapsed to branch faults. A procedure for fault collapsing is derived. For any function implemented in the (K+1)-valued circuit, the number of remaining faults is smaller than that of the 2-valued circuit after the collapsing, where the value of K is dependent on the number of outputs and the assignment of the OR plane of the 2-valued logic circuit.