<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css">

學術出版;;Publications

Permanent URI for this communityhdl:11536/1

收集所有交通大學研究人員與學生個人或團體所發表之各項學術著作，涵蓋期刊論文、教師專書、學位論文等項。;;Collections of Publications of NCTU Researchers and Students Like Journal Papers and Thesis.

Browse

🏛️國立陽明交通大學機構典藏

Subject: search.filters.subject.Capacitance

Search Results

Now showing 1 - 3 of 3
  • Thumbnail Image
    Item type:Item,
    All-Digital Mismatched Calibrator and Compensator for SR Latch-Based Variable-Gain Time Amplifier
    (2020-01-01)
    Chao, Kuan-Chieh
    ;
    Lai, Jung-Chin
    ;
    Hsu, Terng-Yin
    ;
    資訊工程學系
    ;
    Department of Computer Science
    Two major mismatches in SR latch-based time amplifiers (TA) include input skew, which causes gain imbalance, and loading mismatch, which reduces gain accuracy. Accordingly, we propose an all-digital mismatched self-calibrator and compensator for an SR latch-based variable-gain TA. Tunable matching cells and variable capacitors are built into TAs to compensate for input skew (gain imbalance) and loading mismatch (gain inaccuracy). To ensure that the proposed calibration works efficiently and accurately, the TA must provide at least high and low gains where the low gain calibrates the most significant bit (MSB) and the high gain calibrates the least significant bit (LSB). This self-calibrator costs 4375 gates, and the power consumption is 2.8 mA for the TA gain with 2 and 3.2 mA for the TA gain with 16 at a sampling rate of 10 MHz.
  • Thumbnail Image
    Item type:Item,
    Pad Characterization for CMOS Technology Using Time Domain Reflectometry
    (2008)
    Chiu, C. S.
    ;
    Chen, W. L.
    ;
    Liao, K. H.
    ;
    Chen, B. Y.
    ;
    Teng, Y. M.
    The pad structure of CMOS technology is characterized by way of time domain reflectometry measurement. Using the on-wafer TDR measurement system, the capacitance of the pad in the CMOS process was extracted and estimated. Measured and Simulated TDR data are also presented in this study. The capacitance is estimated when the curve is fitted by mathematical tool. This method is simple to use, and furthermore the results agree with data extracted from vector network analyzer.
  • Thumbnail Image
    Item type:Item,
    One-Step Fabrication of Carbon Nanotubes Decorated with Graphitic Nanoflakes for Energy Storage Systems
    (2010-07-01)
    Hung, Tsung-Chi
    ;
    Chen, Chia-Fu
    ;
    Chen, Chien-Chung
    ;
    Whang, Wha-Tzong
    ;
    材料科學與工程學系
    We have used a bias-assisted microwave plasma chemical vapor deposition system to synthesize carbon nanotubes presenting graphitic nanoflakes, named coral-like carbon nanotubes, and well-aligned carbon nanotubes on carbon cloth substrates. Applying an external bias of -100 V led to the growth of well-aligned carbon nanotubes. In the absence of an external bias, the coral-like nanotubes presenting graphite nanoflakes were formed. The specific surface areas of the well-aligned and coral-like carbon nanotubes electrodes were 90.31 and 143.69 m(2)/g, respectively. In terms of energy storage, we estimated the capacitance of the coral-like carbon nanotube electrode to be ca. 194 F/g in an electrolyte of 1 M H(2)SO(4). This value is almost double that of the well-aligned carbon nanotubes electrode (104 F/g), presumably because the presence of the carbon nanoflakes had a positive influence on the migration and adsorption of ions within the electrode. The fitting results indicated that the coral-like carbon nanotubes electrode behaved as a traditional electrochemical capacitor. Durability tests revealed that the coral-like carbon nanotube electrode was reliable, with a decay of 9% in capacitance over 1000 cycles.