Title: Engineering change order hold time fixing method
Authors: Jiang Hiu-Ru
Yang Yu-Ming
Ho Sung-Ting
Issue Date: 16-Sep-2014
Abstract: An ECO hold time fixing method fulfills a short path padding in a placed and routed design by a minimum capacitance insertion. In the method, a padding value determination step receives the placed and routed design and is based on a cell library, timing constraints, and a timing analysis report to determine padding values and locations required for each gate of the placed and routed design to output. A load/buffer allocation step is based on a spare cell information, a dummy metal information, and the padding values and locations to achieve the short path padding in the placed and routed design.
Gov't Doc #: G06F017/50
URI: http://hdl.handle.net/11536/104343
Patent Country: USA
Patent Number: 08839173
Appears in Collections:Patents


Files in This Item:

  1. 08839173.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.