完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen Chihen_US
dc.contributor.authorHsiao Hsiang-Yaoen_US
dc.date.accessioned2014-12-16T06:13:48Z-
dc.date.available2014-12-16T06:13:48Z-
dc.date.issued2014-09-16en_US
dc.identifier.govdocH01L023/48zh_TW
dc.identifier.govdocH01L021/768zh_TW
dc.identifier.govdocH01L023/532zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/104346-
dc.description.abstractA circuit board with twinned Cu circuit layer and a method for manufacturing the same are disclosed, wherein the method comprises the following steps: (A) providing a substrate with a first circuit layer formed thereon, wherein the first circuit layer comprises a conductive pad; (B) forming a first dielectric layer on the surface of the substrate; (C) forming plural openings in the first dielectric layer, wherein each opening penetrates through the first dielectric layer and communicates with the conductive pad to expose the conductive pad; (D) forming a Cu seeding layer in the openings; (E) forming a nano-twinned Cu layer in the openings with an electroplating process; and (F) annealing the substrate to transfer the material of the Cu seeding layer into nano-twinned Cu, wherein the nano-twinned Cu layer and the transferred Cu seeding layer are formed into a second circuit layer.zh_TW
dc.language.isozh_TWen_US
dc.titleCircuit board with twinned CU circuit layer and method for manufacturing the samezh_TW
dc.typePatentsen_US
dc.citation.patentcountryUSAzh_TW
dc.citation.patentnumber08836121zh_TW
顯示於類別:專利資料


文件中的檔案:

  1. 08836121.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。